Dynamically reconfigurable FIR filter architectures with fast reconfiguration

This work compares two finite impulse response (FIR) filter architectures for FPGAs for which the coefficients can be reconfigured during run-time. One is a recently proposed filter architecture based on distributed arithmetic (DA) and the other is based on a LUT multiplication scheme. Instead of using the common internal configuration access port (ICAP) for reconfiguration which is able to change the logic as well as the routing, it is sufficient to reconfigure only the logic in the regarded architectures. This is realized by using the configurable look-up table (CFGLUT) primitive of Xilinx that allows reconfiguration times which are orders of magnitudes faster than using ICAP. The resulting FIR filter architectures achieves reconfiguration times of typically less than 100 ns. They can be reconfigured with arbitrary coefficients that are only limited by their length and word size. As their resource consumptions depend on different parameters of the filter, a detailed comparison is done. It turned out that if the input word size is greater than approximately half the number of coefficients, the LUT based multiplication scheme needs less resources than the DA architecture and vice versa.

[1]  Javier Valls-Coquillat,et al.  FPGA-implementation of Time-Multiplexed Multiple Constant Multiplication based on carry-save arithmetic , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[2]  Axel Jantsch,et al.  Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[3]  S.A. White,et al.  Applications of distributed arithmetic to digital signal processing: a tutorial review , 1989, IEEE ASSP Magazine.

[4]  Mathias Faust,et al.  Reconfigurable multiple constant multiplication using minimum adder depth , 2010, 2010 Conference Record of the Forty Fourth Asilomar Conference on Signals, Systems and Computers.

[5]  Ernest Jamro,et al.  Implementation of multipliers in FPGA structures , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[6]  Jean-Luc Gaudiot,et al.  On energy efficiency of reconfigurable systems with run-time partial reconfiguration , 2010, ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors.

[7]  Ryan Kastner,et al.  Layout Aware Optimization of High Speed Fixed Coefficient FIR Filters for FPGAs , 2010, Int. J. Reconfigurable Comput..

[8]  I. Kale,et al.  Efficient implementation of digital filters using novel reconfigurable multiplier blocks , 2004, Conference Record of the Thirty-Eighth Asilomar Conference on Signals, Systems and Computers, 2004..

[9]  Mathias Faust,et al.  Pipelined adder graph optimization for high speed multiple constant multiplication , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[10]  Peter Zipf,et al.  High speed low complexity FPGA-based FIR filters using pipelined adder graphs , 2011, 2011 International Conference on Field-Programmable Technology.

[11]  Andrew G. Dempster,et al.  Design guidelines for reconfigurable multiplier blocks , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[12]  Uwe Meyer-Baese,et al.  A Comparison of Pipelined RAG-n and DA FPGA-based Multiplierless Filters , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[13]  Peter Zipf,et al.  Reconfigurable FIR filter using distributed arithmetic on FPGAs , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[14]  Peter Zipf,et al.  FIR filter optimization for video processing on FPGAs , 2013, EURASIP J. Adv. Signal Process..

[15]  Shalhav Zohar,et al.  New Hardware Realizations of Nonrecursive Digital Filters , 1972, IEEE Transactions on Computers.

[16]  Michael J. Wirthlin.  Constant Coefficient Multiplication Using Look-Up Tables , 2004, J. VLSI Signal Process..

[17]  Uwe Meyer-Baese,et al.  Optimization of high speed pipelining in FPGA-based FIR filter design using genetic algorithm , 2012, Defense + Commercial Sensing.

[18]  Håkan Johansson,et al.  Minimax design of adjustable-bandwidth linear-phase FIR filters , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  James C. Hoe,et al.  Time-Multiplexed Multiple-Constant Multiplication , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Dirk Stroobandt,et al.  Dynamic data folding with parameterizable FPGA configurations , 2011, TODE.