The CMOS on-chip oscillator based on level tracking technique

In this paper, we propose the architecture of a CMOS fully integrated level-locked loop (LLL). A 455 kHz LLL without external reference signal achieves the target of 1 percent variation, and consumes 9 mW with 3.6 V power supply in a standard 0.5 /spl mu/m CMOS process. The frequency-to-voltage converter (FVC) in the LLL, built upon the charge redistribution principle, can decrease the process variation. A programmable controller is developed to increase the frequency accuracy. The voltage-controlled oscillator (VCO) is based on differential delay cells in order to minimize the effect of the power supply and the substrate noise. According to the main circuits, operated at 1.8 V provided by a regulator, the output frequency is accurately for 455 kHz from 2.0 V to 3.6 V.

[1]  Christian Piguet,et al.  A 320 MHz, 1.5 mW@1.35 V CMOS PLL for microprocessor clock generation , 1996 .

[2]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Rafael J. Betancourt-Zamora,et al.  CMOS VCOs for frequency synthesis in wireless biotelemetry , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[4]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[5]  Mohamad Sawan,et al.  A 200 MHz frequency-locked loop based on new frequency-to-voltage converters approach , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[6]  Dao-Long Chen.  A power and area efficient CMOS clock/data recovery circuit for high-speed serial interfaces , 1996 .

[7]  E. Vittoz,et al.  Simple PFM demodulator to be used by analogue artificial neural networks which communicate through pulses , 1993 .

[8]  Christian Piguet,et al.  FA 8.2 A 320MHz, 1.5mW at 1.35V CMOS PLL for Microprocessor Clock Generation , 1996 .

[9]  William F. Egan,et al.  Phase-Lock Basics , 1998 .

[10]  J.G. Maneatis,et al.  Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[11]  Mohamad Sawan,et al.  High performance integrated CMOS frequency-to-voltage converter , 1998, Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186).

[12]  Mohamad Sawan,et al.  New frequency-locked loop based on CMOS frequency-to-voltage converter: design and implementation , 2001 .

[13]  A. Djemouai,et al.  New circuit techniques based on a high performance frequency-to-voltage converter , 1999, ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357).