High Speed Error Tolerant Adder for Multimedia Applications

In this paper, a 1-bit modified full adder (MFA) cell is proposed. This eliminates the carry propagation during the addition by allowing errors in the carry bit. Using the proposed MFA, a 16-bit high speed error tolerant adder (HSETA) circuit is designed with conventional carry select adder (CSLA) structure for higher order bits and MFA based structure for lower order bits. The performance of HSETA is compared with existing adders in terms of accuracy, gate count, delay and power dissipation. The gate count of the HSETA is reduced by 23% and speed is improved by 43% compared to a conventional 16-bit adder structure. Further, implementation on FPGA Spartan 6 shows that HSETA uses 53% fewer LUT and 63% fewer slices compared to the conventional adder. Image blending application is used to evaluate the performance of the HSETA. In addition, to perform extensive error analysis, an analytical model is developed for HSETA and tested for varying bit widths and input probabilities. The analytical model is validated through simulation.

[1]  Yong Zhang,et al.  An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[2]  Fabrizio Lombardi,et al.  An Analytical Framework for Evaluating the Error Characteristics of Approximate Adders , 2015, IEEE Transactions on Computers.

[3]  Andrew B. Kahng,et al.  Accuracy-configurable adder for approximate arithmetic designs , 2012, DAC Design Automation Conference 2012.

[4]  Kumar Dilip,et al.  Design of Area and Power Efficient Modified Carry Select Adder , 2011 .

[5]  Dheeraj Sharma,et al.  Low power, high speed error tolerant multiplier using approximate adders , 2015, 2015 19th International Symposium on VLSI Design and Test.

[6]  Melvin A. Breuer,et al.  Error-tolerance and multi-media , 2006, 2006 International Conference on Intelligent Information Hiding and Multimedia.

[7]  C. Vasanthanayaki,et al.  High Performance Significance Approximation Error Tolerance Adder for Image Processing Applications , 2016, J. Electron. Test..

[8]  Weikang Qian,et al.  A general sign bit error correction scheme for approximate adders , 2016, 2016 International Great Lakes Symposium on VLSI (GLSVLSI).

[9]  Mehdi Kamal,et al.  RAP-CLA: A Reconfigurable Approximate Carry Look-Ahead Adder , 2018, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  Weikang Qian,et al.  A new approximate adder with low relative error and correct sign calculation , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Youngmin Kim,et al.  Adaptive approximate adder (A3) to reduce error distance for image processor , 2016, 2016 International SoC Design Conference (ISOCC).

[12]  Li Li,et al.  On error modeling and analysis of approximate adders , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[13]  Qiang Xu,et al.  Approximate Computing: A Survey , 2016, IEEE Design & Test.

[14]  Ronald F. DeMara,et al.  Designing energy-efficient approximate adders using parallel genetic algorithms , 2015, SoutheastCon 2015.

[15]  Lukás Sekanina,et al.  EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[16]  Davide De Caro,et al.  Approximate adder with output correction for error tolerant applications and Gaussian distributed inputs , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[17]  Harish M. Kittur,et al.  Energy Efficient Low Area Error Tolerant Adder with Higher Accuracy , 2014, Circuits Syst. Signal Process..

[18]  Irina Alam,et al.  Approximate adder for low-power computations , 2017 .

[19]  Muhammad Shafique,et al.  Invited: Cross-layer approximate computing: From logic to architectures , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[20]  Sukumar Nandi,et al.  A comparative survey of approximate adders , 2016, 2016 26th International Conference Radioelektronika (RADIOELEKTRONIKA).

[21]  Manish Sharma,et al.  Design of low power inexact 4:2 compressor using approximate adder , 2015, 2015 International Conference on Computer, Communication and Control (IC4).

[22]  Kaushik Roy,et al.  Design of voltage-scalable meta-functions for approximate computing , 2011, 2011 Design, Automation & Test in Europe.

[23]  Gang Wang,et al.  Enhanced low-power high-speed adder for error-tolerant application , 2009, 2010 International SoC Design Conference.

[24]  Christian C. Enz,et al.  Energy-efficient digital design through inexact and approximate arithmetic circuits , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[25]  Rakesh Kumar,et al.  On reconfiguration-oriented approximate adder design and its application , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[26]  Fabrizio Lombardi,et al.  Inexact designs for approximate low power addition by cell replacement , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[27]  Zdenek Vasícek,et al.  Automatic design of approximate circuits by means of multi-objective evolutionary algorithms , 2016, 2016 International Conference on Design and Technology of Integrated Systems in Nanoscale Era (DTIS).

[28]  Muhammad Shafique,et al.  Probabilistic Error Modeling for Approximate Adders , 2017, IEEE Transactions on Computers.

[29]  Zhi-Hui Kong,et al.  Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[30]  B. Ramkumar,et al.  Low-Power and Area-Efficient Carry Select Adder , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  Christian C. Enz,et al.  A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[32]  Muhammad Shafique,et al.  Statistical error analysis for low power approximate adders , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[33]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[34]  Fabrizio Lombardi,et al.  Approximate XOR/XNOR-based adders for inexact computing , 2013, 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013).

[35]  Bharat Garg,et al.  Bit-width-aware constant-delay run-time Accuracy Programmable Adder for error-resilient applications , 2016, Microelectron. J..

[36]  Yi-Ming Yang,et al.  High-Performance Low-Power Carry Speculative Addition With Variable Latency , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[37]  Fabrizio Lombardi,et al.  A Comparative Review and Evaluation of Approximate Adders , 2015, ACM Great Lakes Symposium on VLSI.

[38]  Youngmin Kim,et al.  Energy-efficient hybrid adder design by using inexact lower bits adder , 2016, 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS).

[39]  Fabrizio Lombardi,et al.  Inexact floating-point adder for dynamic image processing , 2014, 14th IEEE International Conference on Nanotechnology.