3-D Floating-Gate Synapse Array With Spike-Time-Dependent Plasticity
暂无分享,去创建一个
Byung-Gook Park | Sungjun Kim | Kyung-Chang Ryoo | Hyungjin Kim | Byung-Gook Park | K. Ryoo | Sungjun Kim | Hyungjin Kim | Hyun-Seok Choi | Dae-Hoon Wee | Yoon Kim | Hyun-Seok Choi | Dae-Hoon Wee | Yoon Kim
[1] Byung-Gook Park,et al. A New Programming Method to Alleviate the Program Speed Variation in Three-Dimensional Stacked Array NAND Flash Memory , 2014 .
[2] Bernard Brezzo,et al. TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[3] S. P. Ghoshal,et al. Low static and dynamic power MTCMOS based 12T SRAM cell for high speed memory system , 2014, 2014 11th International Joint Conference on Computer Science and Software Engineering (JCSSE).
[4] Xin Wang,et al. Quick noise-tolerant learning in a multi-layer memristive neural network , 2014, Neurocomputing.
[5] Jagan Singh Meena,et al. Overview of emerging nonvolatile memory technologies , 2014, Nanoscale Research Letters.
[6] Geoffrey W. Burr,et al. Nanoscale electronic synapses using phase change devices , 2013, JETC.
[7] Byung-Gook Park,et al. Three-Dimensional NAND Flash Memory Based on Single-Crystalline Channel Stacked Array , 2013, IEEE Electron Device Letters.
[8] Chung Lam,et al. Brain-like associative learning using a nanoscale non-volatile phase change synaptic device array , 2014, Front. Neurosci..
[9] Hung-Chun Chien. Voltage-controlled dual slope operation square/triangular wave generator and its application as a dual mode operation pulse width modulator employing differential voltage current conveyors , 2012, Microelectron. J..
[10] B. Rajendran,et al. Neuromorphic Computing Based on Emerging Memory Technologies , 2016, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.
[11] Shimeng Yu,et al. Device and system level design considerations for analog-non-volatile-memory based neuromorphic architectures , 2015, 2015 IEEE International Electron Devices Meeting (IEDM).
[12] Arindam Basu,et al. On the Non-STDP Behavior and Its Remedy in a Floating-Gate Synapse , 2015, IEEE Transactions on Neural Networks and Learning Systems.
[13] Myounggon Kang,et al. Down-Coupling Phenomenon of Floating Channel in 3D NAND Flash Memory , 2016, IEEE Electron Device Letters.
[14] B. A. Minch,et al. A floating-gate MOS learning array with locally computed weight updates , 1997 .
[15] Myounggon Kang,et al. Three-Dimensional nand Flash Architecture Design Based on Single-Crystalline STacked ARray , 2012, IEEE Transactions on Electron Devices.
[16] Jin-Ki Kim,et al. A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[17] Pritish Narayanan,et al. Experimental Demonstration and Tolerancing of a Large-Scale Neural Network (165 000 Synapses) Using Phase-Change Memory as the Synaptic Weight Element , 2014, IEEE Transactions on Electron Devices.
[18] U. Ganguly,et al. Memristive synaptic plasticity in Pr0.7Ca0.3MnO3 RRAM by bio-mimetic programming , 2014, 72nd Device Research Conference.
[19] Cong Xu,et al. Memory and Storage System Design with Nonvolatile Memory Technologies , 2015, IPSJ Trans. Syst. LSI Des. Methodol..
[20] Shimeng Yu,et al. An Electronic Synapse Device Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation , 2011, IEEE Transactions on Electron Devices.
[21] Jacques-Olivier Klein,et al. Spin-Transfer Torque Magnetic Memory as a Stochastic Memristive Synapse for Neuromorphic Systems , 2015, IEEE Transactions on Biomedical Circuits and Systems.
[22] An Chen,et al. A review of emerging non-volatile memory (NVM) technologies and applications , 2016 .
[23] Paul E. Hasler,et al. Floating gate synapses with spike time dependent plasticity , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.
[24] Hyunsang Hwang,et al. TiOx-Based RRAM Synapse With 64-Levels of Conductance and Symmetric Conductance Change by Adopting a Hybrid Pulse Scheme for Neuromorphic Computing , 2016, IEEE Electron Device Letters.
[25] Alessandro Calderoni,et al. Neuromorphic Learning and Recognition With One-Transistor-One-Resistor Synapses and Bistable Metal Oxide RRAM , 2016, IEEE Transactions on Electron Devices.
[26] D. Johnston,et al. Regulation of Synaptic Efficacy by Coincidence of Postsynaptic APs and EPSPs , 1997 .