High-Performance Deep Submicron Ge pMOSFETs With Halo Implants

Ge pMOSFETs with HfO2 gate dielectric and gate lengths down to 125 nm are fabricated in a Si-like process. Long-channel hole mobilities exceed the universal curve for Si by more than 2.5 times for vertical effective fields as large as 1 MV/cm. The mobility enhancement is found to be relevant at submicron gate lengths, and a drive current of 1034 muA/mum is achieved for L=125 nm at VG-VT=VD=-1.5 V. The introduction of halo implants allows significantly improved control of short-channel effects, with approximately three orders of magnitude reduction in source junction off-current. VT rolloff and drain-induced barrier lowering are reduced from 207 mV and 230 mV/V to 36 mV and 54 mV/V, respectively, for the highest n-well dose investigated. Four key logic benchmarking metrics are used to demonstrate that Ge is able to outperform Si down to the shortest investigated gate length, with an almost twofold improvement in intrinsic gate delay. ION=722 muA/mum is demonstrated for IOFF=11 nA/mum at a power supply voltage of -1.5 V, when evaluating from the source.

[1]  J. Bardeen,et al.  The transistor, a semi-conductor triode , 1948 .

[2]  S. Takagi,et al.  On the universality of inversion layer mobility in Si MOSFET's: Part I-effects of substrate impurity concentration , 1994 .

[3]  Yuan Taur,et al.  CMOS scaling into the 21st century: 0.1 µm and beyond , 1995, IBM J. Res. Dev..

[4]  W. Haensch,et al.  High mobility p-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric , 2002, Digest. International Electron Devices Meeting,.

[5]  T. Irisawa,et al.  Ultrahigh room-temperature hole Hall and effective mobility in Si0.3Ge0.7/Ge/Si0.3Ge0.7 heterostructures , 2002 .

[6]  Chi On Chui,et al.  A sub-400/spl deg/C germanium MOSFET technology with high-/spl kappa/ dielectric and metal gate , 2002, Digest. International Electron Devices Meeting,.

[7]  W. Bai,et al.  Epitaxial strained germanium p-MOSFETs with HfO/sub 2/ gate dielectric and TaN gate electrode , 2003, IEEE International Electron Devices Meeting 2003.

[8]  N. David Theodore,et al.  Germanium-on-insulator substrates by wafer bonding , 2004 .

[9]  R. Chau Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004 .

[10]  Z. Krivokapic,et al.  Manufacturability of 20-nm ultrathin body fully depleted SOI devices with FUSI metal gates , 2005, IEEE Transactions on Semiconductor Manufacturing.

[11]  R. Rooyackers,et al.  Demonstration of recessed SiGe S/D and inserted metal gate on HfO/sub 2/ for high performance pFETs. , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[12]  R. Degraeve,et al.  Electrical characteristics of 8-/spl Aring/ EOT HfO/sub 2//TaN low thermal-budget n-channel FETs with solid-phase epitaxially regrown junctions , 2006, IEEE Transactions on Electron Devices.

[13]  B. Kaczer,et al.  Ge deep sub-micron HiK/MG pFETs with superior drive compared to Si HiK/MG state-of-the-art reference , 2006, 2006 International SiGe Technology and Device Meeting.

[14]  Donghyun Kim,et al.  High-mobility low band-to-band-tunneling strained-Germanium double-gate heterostructure FETs: Simulations , 2006, IEEE Transactions on Electron Devices.

[15]  K. Opsomer,et al.  High performance Ge pMOS devices using a Si-compatible process flow , 2006, 2006 International Electron Devices Meeting.