An Efficient High Throughput FPGA Implementation of AES for Multi-gigabit Protocols

Due to the requirement of high throughput architecture for encrypted channels, an efficient implementation of hardware is needed. This can be achieved by using smart utilization of high end reconfigurable platforms. To achieve convincingly high throughput, an efficient non-pipelined style implementation of Advanced Encryption Standard (AES) with key size of 128-bit, for multigigabit protocols on Field Programmable Gate Array (FPGA)is presented.

[1]  Chih-Peng Fan,et al.  Implementations of high throughput sequential and fully pipelined AES processors on FPGA , 2007, 2007 International Symposium on Intelligent Signal Processing and Communication Systems.

[2]  M. V. Vyawahare,et al.  FPGA implementation of AES algorithm , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[3]  A. Neslin Ismailoglu,et al.  A high speed FPGA implementation of the Rijndael algorithm , 2004, Euromicro Symposium on Digital System Design, 2004. DSD 2004..

[4]  J.H. Wiebe.  AES-128 Implementation on a Virtex-4 FPGA , 2007, 2007 IEEE International Symposium on Signal Processing and Information Technology.

[5]  A.P. Kakarountas,et al.  A high-throughput area efficient FPGA implementation of AES-128 Encryption , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[6]  M.R.M. Rizk,et al.  Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA , 2007, 2007 2nd International Design and Test Workshop.

[7]  Roy Paily,et al.  An Area-Throughput Efficient FPGA Implementation of the Block Cipher AES Algorithm , 2009, 2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies.

[8]  Yaser Jararweh,et al.  AES-512: 512-bit Advanced Encryption Standard algorithm design and evaluation , 2011, 2011 7th International Conference on Information Assurance and Security (IAS).

[9]  尚弘 島影.  National Institute of Standards and Technologyにおける超伝導研究及び生活 , 2001 .

[10]  A. Neslin Ismailoglu,et al.  A high speed ASIC implementation of the Rijndael algorithm , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[11]  Francisco Rodríguez-Henríquez,et al.  AES algorithm implementation - an efficient approach for sequential and pipeline architectures , 2003, Proceedings of the Fourth Mexican International Conference on Computer Science, 2003. ENC 2003..