Self-timed logic using Current-Sensing Completion Detection (CSCD)
暂无分享,去创建一个
[1] Ran Ginosar,et al. An Efficient Implementation of Boolean Functions as Self-Timed Circuits , 1992, IEEE Trans. Computers.
[2] David L. Dill,et al. Efficient self-timing with level-encoded 2-phase dual-rail (LEDR) , 1991 .
[3] Teresa H. Y. Meng,et al. Asynchronous design for programmable digital signal processors , 1991, IEEE Trans. Signal Process..
[4] I. I. Shagurin,et al. Physical approach to CMOS module self-timing , 1990 .
[5] Ted Williams. Latency and throughput tradeoffs in self-timed speed-independent pipelines and rings , 1990 .
[6] Ran Ginosar,et al. An efficient implementation of Boolean functions nd finite state machine as self-timed circuit , 1989, CARN.
[7] Ivan E. Sutherland,et al. Micropipelines , 1989, Commun. ACM.
[8] Wojciech Maly,et al. A self-testing ALU using built-in current sensing , 1989, 1989 Proceedings of the IEEE Custom Integrated Circuits Conference.
[9] I. David,et al. An Efficient Implementation of Boolean Functions and Finite State Machines as Self-Timed Circuits , 1989, The Sixteenth Conference of Electrical and Electronics Engineers in Israel,.
[10] Trevor York,et al. Book Review: Principles of CMOS VLSI Design: A Systems Perspective , 1986 .
[11] Daniel W. Dobberpuhl,et al. The design and analysis of VLSI circuits , 1985 .
[12] N. P. Singh. A DESIGN METHODOLOGY FOR SELF-TIME SYSTEMS , 1981 .