Numerical simulation of metal interconnects of power semiconductor devices

This paper presents a methodology and a software tool – R3D – for extraction, simulations, analysis, and optimization of metal interconnects of power semiconductor devices. This tool allows an automated calculation of large area device Rdson value, to analyze current density and potential distributions, to design sense device, and to optimize a layout to achieve a balanced and optimal design. R3D helps to reduce the probability of a layout error, and drastically speeds up and improves the quality of layout design.

[1]  Y. Fu,et al.  Modeling and Analysis of Metal Interconnect Resistance of Power IC's , 2007, Proceedings of the 19th International Symposium on Power Semiconductor Devices and IC's.

[2]  Richard K. Williams,et al.  Scaling issues in lateral power MOSFETs , 1998, Proceedings of the 10th International Symposium on Power Semiconductor Devices and ICs. ISPSD'98 (IEEE Cat. No.98CH36212).

[3]  Rainer Thoma,et al.  Physical compact modeling of layout dependent metal resistance in integrated LDMOS power devices , 2000, 12th International Symposium on Power Semiconductor Devices & ICs. Proceedings (Cat. No.00CH37094).

[4]  Chin-Yu Tsai,et al.  Lateral thinking about power devices (LDMOS) , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).