Path sensitization in critical path problem [logic circuit design]
暂无分享,去创建一个
[1] David Hung-Chang Du,et al. Efficient Algorithms for Extracting the K Most Critical Paths in Timing Analysis , 1989, 26th ACM/IEEE Design Automation Conference.
[2] James E. Smith,et al. Developments in Logic Network Path Delay Analysis , 1982, 19th Design Automation Conference.
[3] Daniel Brand,et al. Timing Analysis Using Functional Analysis , 1988, IEEE Trans. Computers.
[4] David Hung-Chang Du,et al. On the General False Path Problem in Timing Analysis , 1989, 26th ACM/IEEE Design Automation Conference.
[5] T. I. Kirkpatrick,et al. PERT as an aid to logic design , 1966 .
[6] Hugo De Man,et al. Static Timing Analysis of Dynamically Sensitizable Paths , 1989, 26th ACM/IEEE Design Automation Conference.
[7] Robert K. Brayton,et al. Efficient Algorithms for Computing the Longest Viable Path in a Combinational Network , 1989, 26th ACM/IEEE Design Automation Conference.
[8] Hugo De Man,et al. Timing verification using statically sensitizable paths , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[9] David Hung-Chang Du,et al. Path sensitization in critical path problem , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[10] Louise Trevillyan,et al. LSS: A system for production logic synthesis , 1984, IBM Journal of Research and Development.
[11] Robert B. Hitchcock,et al. Timing verification and the timing analysis program , 1988, DAC 1982.