论文信息 - The design of an asynchronous MIPS R3000 microprocessor

The design of an asynchronous MIPS R3000 microprocessor

The design of an asynchronous clone of a MIPS R3000 microprocessor is presented. In 0.6 /spl mu/m CMOS, we expect performance close to 280 MIPS, for a power consumption of 7 W. The paper describes the structure of a high-performance asynchronous pipeline, in particular precise exceptions, pipelined caches, arithmetic, and registers, and the circuit techniques developed to achieve high throughput.

[1] Rajit Manohar,et al. The impact of asynchrony on computer architecture , 1998 .

[2] Gerry Kane,et al. MIPS RISC Architecture , 1987 .

[3] Alain J. Martin,et al. An asynchronous pipelined lattice structure filter , 1994, Proceedings of 1994 IEEE Symposium on Advanced Research in Asynchronous Circuits and Systems.

[4] Mika Nyströem. Pipelined Asynchronous Cache Design , 1997 .

[5] Alain J. Martin. Synthesis of Asynchronous VLSI Circuits , 1991 .

[6] Alain J. Martin. The limitations to delay-insensitivity in asynchronous circuits , 1990 .

[7] Andrew M Lines,et al. Pipelined Asynchronous Circuits , 1998 .

[8] Steven Burns. Performance Analysis and Optimization of Asynchronous Circuits , 1991 .

[9] Alain J. Martin. Asynchronous datapaths and the design of an asynchronous adder , 1992, Formal Methods Syst. Des..

[10] Ganesh Gopalakrishnan,et al. Performance analysis and optimization of asynchronous circuits , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[11] Steven M. Burns,et al. The design of an asynchronous microprocessor , 1989, CARN.