Timing-aware cell layout de-compaction for yield optimization by critical area minimization

This paper proposes a yield optimization method for standard cells under timing constraints. Yield-aware logic synthesis and physical optimization require yield enhanced standard cells and the prop...