A closed loop transmitting power self-calibration scheme for energy efficient WiNoC architectures

In a wireless Network-on-Chip (WiNoC) the radio transceiver accounts for a significant fraction of the total communication energy. Recently, a configurable transceiver architecture able to regulate its transmitting power based on the location of the destination node has been proposed. Unfortunately, the use of such transceiver requires a costly, time consuming and complex characterization phase performed at design time and mainly based on the use of field solver simulators whose accuracy has not yet been proved in the context of integrated on-chip antennas. In this paper we present a closed loop transmitting power self-calibration mechanism which allows to determine on-line the optimal transmitting power for each transmitting and receiving pair in a WiNoC. The proposed mechanism is general and can be applied to any WiNoC architecture with a low overhead in terms of silicon area. Its application to three well known WiNoC architectures shows its effectiveness in drastically reducing the overall communication energy (up to 50%) with a limited impact on performance.

[1]  Radu Marculescu,et al.  "It's a small world after all": NoC performance optimization via long-range link insertion , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Partha Pratim Pande,et al.  A wideband body-enabled millimeter-wave transceiver for wireless Network-on-Chip , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  Partha Pratim Pande,et al.  Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects , 2013, IEEE Transactions on Computers.

[4]  Chih-Ming Hung,et al.  Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters , 2002, IEEE J. Solid State Circuits.

[5]  GutierrezFelix,et al.  On-chip integrated antenna structures in CMOS for 60 GHz WPAN systems , 2009 .

[6]  K. O. Kenneth,et al.  Design rules for improving predictability of on-chip antenna characteristics in the presence of other metal structures , 2005, Proceedings of the IEEE 2005 International Interconnect Technology Conference, 2005..

[7]  David W. Matolak,et al.  iWISE: Inter-router Wireless Scalable Express Channels for Network-on-Chips (NoCs) Architecture , 2011, 2011 IEEE 19th Annual Symposium on High Performance Interconnects.

[8]  A. Sugavanam,et al.  On-chip antennas in silicon ICs and their application , 2005, IEEE Transactions on Electron Devices.

[9]  Partha Pratim Pande,et al.  Wireless NoC as Interconnection Backbone for Multicore Chips: Promises and Challenges , 2012, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[10]  Vincenzo Catania,et al.  An adaptive transmitting power technique for energy efficient mm-wave wireless NoCs , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[11]  Constantine A. Balanis,et al.  Modern Antenna Handbook , 2012 .

[12]  Theodore S. Rappaport,et al.  On-Chip Integrated Antenna Structures in CMOS for 60 GHz WPAN Systems , 2009, GLOBECOM 2009 - 2009 IEEE Global Telecommunications Conference.

[13]  Ii Leon W. Couch.  Digital and analog communication systems , 1983 .

[14]  M. Gail Jones,et al.  It's a Small World After All. , 2005 .

[15]  Jian Li,et al.  Design of multi-channel wireless NoC to improve on-chip communication capacity! , 2011, Proceedings of the Fifth ACM/IEEE International Symposium.

[16]  Luca P. Carloni,et al.  Networks-on-chip in emerging interconnect paradigms: Advantages and challenges , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[17]  Yi Wang,et al.  SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip , 2008, IEEE Transactions on Computers.