A Novel Multiplexer-Based Quaternary Full Adder in Nanoelectronics

AbstractUsing multi-valued logic (MVL) can reduce the chip area and connections which have direct effect on power consumption. Recently, according to the high ability of nanotechnology in designing MVL, some researchers have focused on this advanced approach. In this paper, primarily, a new design of quaternary multiplexer 4:1 with carbon nanotube field-effect transistors (CNFETs) is proposed. Afterward, quaternary successor, quaternary predecessor, and quaternary second level successor (quaternary second level predecessor) cells are, for the first time, introduced based on CNTFETs. All of the above-mentioned designs are applied to quaternary half adder and quaternary full adder circuits. To approve the designs, the performance is simulated by HSPICE simulator for 32-nm technology with the Stanford compact SPICE model for CNFETs. The results of simulation represent the improved PDP by 67.14% compared to the best current techniques in the literature. All of the proposed designs are evaluated under various operation conditions such as drive ability, fabrication tolerance, and different supply voltages, confirming the performance of proposed circuits.

[1]  Farhad Razaghian,et al.  A Novel Energy-Efficient Ternary Successor and Predecessor Using CNTFET , 2016, Circuits Syst. Signal Process..

[2]  Yong-Bin Kim,et al.  A novel design methodology to optimize the speed and power of the CNTFET circuits , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[3]  Keivan Navi,et al.  Quaternary full adder cells based on carbon nanotube FETs , 2015 .

[4]  Keivan Navi,et al.  A Novel Quaternary Full Adder Cell Based on Nanotechnology , 2015 .

[5]  Ali Bohlooli,et al.  Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits , 2016, Microelectron. J..

[6]  Maryam Shahangian,et al.  Design of a Multi-digit Binary-to-Ternary Converter Based on CNTFETs , 2018, Circuits Syst. Signal Process..

[7]  Shyam Akashe,et al.  High performance, low power 200 Gb/s 4:1 MUX with TGL in 45 nm technology , 2014, Applied Nanoscience.

[8]  J. Knoch,et al.  High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.

[9]  Jing Guo,et al.  CARBON NANOTUBE FIELD-EFFECT TRANSISTORS , 2006 .

[10]  Yong-Bin Kim,et al.  Design of a Ternary Memory Cell Using CNTFETs , 2012, IEEE Transactions on Nanotechnology.

[11]  Ebrahim Abiri,et al.  Design of multiple-valued logic gates using gate-diffusion input for image processing applications , 2018, Comput. Electr. Eng..

[12]  Yong-bin Kim,et al.  Challenges for Nanoscale MOSFETs and Emerging Nanoelectronics , 2010 .

[13]  Keivan Navi,et al.  Design and Evaluation of CNFET-Based Quaternary Circuits , 2012, Circuits, Systems, and Signal Processing.

[14]  D. Michael Miller,et al.  Multiple Valued Logic: Concepts and Representations , 2008, Multiple Valued Logic.

[15]  Seied Ali Hosseini,et al.  A new low power multiplexer based ternary multiplier using CNTFETs , 2018, AEU - International Journal of Electronics and Communications.

[16]  Chetan Vudadha,et al.  Synthesis of Ternary Logic Circuits Using 2:1 Multiplexers , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Vikas,et al.  Novel High Speed Vedic Multiplier Proposal Incorporating Adder Based on Quaternary Signed Digit Number System , 2018, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID).