Efficiently supporting fault-tolerance in FPGAs
暂无分享,去创建一个
Miodrag Potkonjak | William H. Mangione-Smith | John Lach | J. Lach | W. Mangione-Smith | M. Potkonjak
[1] Abbas El Gamal,et al. Configuration of VLSI Arrays in the Presence of Defects , 1984, JACM.
[2] Miroslaw Malek,et al. Fault-Tolerant Semiconductor Memories , 1984, Computer.
[3] Santosh K. Shrivastava,et al. Reliable Computer Systems , 1985, Texts and Monographs in Computer Science.
[4] Harry Hsieh,et al. A user programmable reconfigurable logic array , 1986 .
[5] W.R. Moore,et al. A review of fault-tolerant techniques for the enhancement of integrated circuit yield , 1986, Proceedings of the IEEE.
[6] Chin-Long Wey,et al. On the design of a redundant programmable logic array (RPLA) , 1987 .
[7] 電子情報通信学会. The Transactions of the Institute of Electronics, Information and Communication Engineers , 1987 .
[8] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[9] Nany Hasan,et al. Fault covers in reconfigurable PLAs , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.
[10] Jonathan Rose,et al. Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .
[11] Shigeru Mori,et al. Optimized redundancy selection based on failure-related yield model for 64-Mb DRAM and beyond , 1991 .
[12] S. Kikuda,et al. Optimized Redundancy Selection Based On Failure-related Yield Model For 64Mb DRAM And Beyond , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[13] Charles H. Stapper. A new statistical approach for fault-tolerant VLSI systems , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.
[14] Robert S. Swarz,et al. Reliable Computer Systems: Design and Evaluation , 1992 .
[15] Hiroki Koike,et al. A 30-ns 64-Mb DRAM with built-in self-test and self-repair function , 1992 .
[16] Andrew M. Tyrrell,et al. The yield enhancement of field-programmable gate arrays , 1994, IEEE Trans. Very Large Scale Integr. Syst..
[17] Fabrizio Lombardi,et al. A row-based FPGA for single and multiple stuck-at fault detection , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.
[18] Ping Chen,et al. Built-in self-test of logic blocks in FPGAs (Finally, a free lunch: BIST without overhead!) , 1996, Proceedings of 14th VLSI Test Symposium.
[19] Fabrizio Lombardi,et al. An approach for testing programmable/configurable field programmable gate arrays , 1996, Proceedings of 14th VLSI Test Symposium.
[20] Shantanu Dutt,et al. Node-covering based defect and fault tolerance methods for increased yield in FPGAs , 1996, Proceedings of 9th International Conference on VLSI Design.
[21] C. L. Liu,et al. Timing driven placement reconfiguration for fault tolerance and yield enhancement in FPGAs , 1996, Proceedings ED&TC European Design and Test Conference.
[22] James L. Walsh,et al. IBM experiments in soft fails in computer electronics (1978-1994) , 1996, IBM J. Res. Dev..
[23] Huntington W. Curtis,et al. Accelerated testing for cosmic soft-error rate , 1996, IBM J. Res. Dev..
[24] Miodrag Potkonjak,et al. Fault scanner for reconfigurable logic , 1997, Proceedings Seventeenth Conference on Advanced Research in VLSI.