The Effects of Interconnections on High-Speed Logic Circuits

By way of worked examples in typical but somewhat idealized cases the effect on circuit speed of circuit interconnections is studied. The source, calculation and minimization of interconnection crosstalk is also discussed. It is shown that high-speed circuitry must be miniaturized and the implications are discussed.

[1]  Erich Bloch,et al.  The engineering design of the stretch computer , 1959, IRE-AIEE-ACM '59 (Eastern).

[2]  T. Kilburn,et al.  The Atlas supervisor , 1899, AFIPS '61 (Eastern).

[3]  N. Schuster,et al.  Multilayer Etched Laminates: A New Packaging Design Tool , 1961 .

[4]  B. M. Oliver.  Directional Electromagnetic Couplers , 1954, Proceedings of the IRE.

[5]  J. Early,et al.  Speed, power and component density in multielement high-speed logic systems , 1960 .

[6]  L. M. Spandorfer,et al.  Design of Univac®-LARC system: II , 1959, IRE-AIEE-ACM '59 (Eastern).

[7]  Noah S. Prywes,et al.  UNIYAC-LARC High-Speed Circuitry: Case History in Circuit Optimization , 1961, IRE Trans. Electron. Comput..