Gate stack technology for nanoscale devices

The historical evolution of gate stack technology for silicon devices is reviewed to provide insight on the challenges in this technology for scaled nanoscale CMOS devices and non-Si-based devices.

[1]  T. Ma,et al.  Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high-k dielectrics , 2004, IEEE Transactions on Electron Devices.

[2]  G. Bersuker,et al.  Intrinsic Threshold Voltage Instability of the HFO2 NMOS Transistors , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[3]  G. Bersuker,et al.  Transient Charging and Relaxation in High-k Gate Dielectrics and Their Implications , 2005 .

[4]  S. Wind,et al.  Field-modulated carrier transport in carbon nanotube transistors. , 2002, Physical review letters.

[5]  Enrico Gobbetti,et al.  Encyclopedia of Electrical and Electronics Engineering , 1999 .

[6]  Mark S. Lundstrom,et al.  High-κ dielectrics for advanced carbon-nanotube transistors and logic gates , 2002 .

[7]  G. Bersuker,et al.  Nucleation and growth study of atomic layer deposited HfO 2 gate dielectrics resulting in improved scaling and electron mobility , 2006 .

[8]  D. Wristers,et al.  Ge MOS characteristics with CVD HfO/sub 2/ gate dielectrics and TaN gate electrode , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[9]  J. Kwo,et al.  Demonstration of enhancement-mode p- and n-channel GaAs MOSFETS with Ga2O3(Gd2O3) As gate oxide , 1997 .

[10]  H.-S.P. Wong,et al.  Self-aligned n-channel germanium MOSFETs with a thin Ge oxynitride gate dielectric and tungsten gate , 2004, IEEE Electron Device Letters.

[11]  P. Kirsch,et al.  Gate stack technology for nanoscale devices , 2006, 2006 IEEE Nanotechnology Materials and Devices Conference.

[12]  E. Cartier,et al.  Role of oxygen vacancies in V/sub FB//V/sub t/ stability of pFET metals on HfO/sub 2/ , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[13]  T. Chiarella,et al.  Scalability of Ni FUSI gate processes: phase and Vt control to 30 nm gate lengths , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[14]  Carl W. Wilmsen,et al.  Physics and chemistry of III-V compound semiconductor interfaces , 1985 .

[15]  K. Saraswat,et al.  Germanium MOS capacitors incorporating ultrathin high-/spl kappa/ gate dielectric , 2002, IEEE Electron Device Letters.

[16]  Charles M. Lieber,et al.  High Performance Silicon Nanowire Field Effect Transistors , 2003 .

[17]  M. Rosmeulen,et al.  Characterization of the V/sub T/-instability in SiO/sub 2//HfO/sub 2/ gate dielectrics , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..