Filtering ADCs for wireless receivers: A survey

Analog to digital converters (ADC) are used in wireless receivers to process signals in the presence of blockers. These blockers, usually much larger than the signal itself, necessitate the use of a filter upfront to reduce the dynamic range requirement of the ADC. A filtering ADC can be created by placing both the filter and the ADC in a global feedback loop, with improvement in noise and power efficiency. This paper reviews and analyzes two design methodologies for analog filtering ADCs, where the filter response is defined by analog circuits. Then, a digital filtering ADC architecture is discussed that takes advantage of the programmability of digital circuits.

[1]  Xiaodong Liu,et al.  A 65 nm CMOS Wideband Radio Receiver With $\Delta \Sigma $-Based A/D-Converting Channel-Select Filters , 2016, IEEE Journal of Solid-State Circuits.

[2]  Pietro Andreani,et al.  A Filtering ΔΣ ADC for LTE and Beyond , 2014, IEEE Journal of Solid-State Circuits.

[3]  Rudolf Ritter,et al.  A multimode CT ΔΣ-modulator with a reconfigurable digital feedback filter for semi-digital blocker/interferer rejection , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).

[4]  Antonio Liscidini,et al.  A complete DVB-T/ATSC tuner analog base-band implemented with a single filtering ADC , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[5]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[6]  Hajime Shibata,et al.  A LTE RX front-end with digitally programmable multi-band blocker cancellation in 28nm CMOS , 2017, 2017 IEEE Custom Integrated Circuits Conference (CICC).

[7]  Antonio Liscidini,et al.  A 2G/3G Cellular Analog Baseband Based on a Filtering ADC , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Kathleen Philips,et al.  A continuous-time ΣΔ ADC with increased immunity to interferers , 2004 .

[9]  A.H.M. van Roermund,et al.  A continuous-time /spl Sigma//spl Delta/ ADC with increased immunity to interferers , 2004, IEEE Journal of Solid-State Circuits.

[10]  Shanthi Pavan,et al.  Design Techniques for Continuous-Time ΔΣ Modulators With Embedded Active Filtering , 2014, IEEE Journal of Solid-State Circuits.

[11]  Rudolf Ritter,et al.  A 10 MHz Bandwidth, 70 dB SNDR Continuous Time Delta-Sigma Modulator With Digitally Improved Reconfigurable Blocker Rejection , 2016, IEEE Journal of Solid-State Circuits.