On the design of fast, easily testable ALU's

A design methodology for implementing fast, easily testable arithmetic-logic units (ALUs) is presented. Here, we describe a set of fast adder designs, which are testable with a test set that has either /spl theta/(N) complexity (Lin-testable) or /spl theta/(1) complexity (C-testable), where N is the input operand size of the ALU. The various levels of testability are achieved by exploiting some inherent properties of carry-lookahead addition. The Lintestable and C-testable ALU designs require only one extra input, regardless of the size of the ALU. The area overhead for a high-speed 64-bit Lintestable ALU is only 0.5%.

[1]  Martine D. F. Schlag,et al.  Detection of Multiple Faults in Two-Dimensional ILAs , 1996, IEEE Trans. Computers.

[2]  John Paul Shen,et al.  The Design of Easily Testable VLSI Array Multipliers , 1984, IEEE Transactions on Computers.

[3]  Bernd Becker.  Efficient Testing of Optimal Time Adders , 1988, IEEE Trans. Computers.

[4]  John P. Hayes,et al.  Testability of Convergent Tree Circuits , 1996, IEEE Trans. Computers.

[5]  Wojciech Maly,et al.  Realistic Fault Modeling for VLSI Testing , 1987, 24th ACM/IEEE Design Automation Conference.

[6]  John Paul Shen,et al.  The design of two easily-testable VLSI array multipliers , 1983, 1983 IEEE 6th Symposium on Computer Arithmetic (ARITH).

[7]  David A. Huffman,et al.  Testing for Faults in Cellular Logic Arrays , 1972 .

[8]  Ronald Deshawn Blanton.  Design and testing of regular circuits. , 1995 .

[9]  John P. Hayes,et al.  Design of a fast, easily testable ALU , 1996, Proceedings of 14th VLSI Test Symposium.

[10]  John P. Hayes,et al.  Design of Easily Testable Bit-Sliced Systems , 1981, IEEE Transactions on Computers.

[11]  William H. Kautz.  Testing for Faults in Combinational Cellular Logic Arrays , 1967, SWAT.

[12]  Peter R. Cappello,et al.  Easily Testable Iterative Logic Arrays , 1990, IEEE Trans. Computers.

[13]  J. H. Kim.  On the design of easily testable and reconfigurable systolic arrays , 1988, [1988] Proceedings. International Conference on Systolic Arrays.

[14]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[15]  Arthur D. Friedman,et al.  Easily Testable Iterative Systems , 1973, IEEE Transactions on Computers.