Reliability analysis of mux-demux replicated multistage interconnection networks

ConclusionsMDRMIN consists of k numbers of identical N/k multistage networks in k planes having k × 1 multiplexers and 1 × k demultiplexers at input and output, respectively, for connecting N sources and destinations. This paper presents the analysis of MDRMIN as a fault-tolerant network in the form of graphs plotted by simulating the reliability conditions. The reliability/cost ratios for this network are better than most other fault-tolerant networks. Because the actual fabrication of the device involves huge time and cost involvement, this simulation analysis is helpful in predicting the reliability before actual fabrication of the device. This paper discusses only the reliability/cost analysis for MDRMIN in comparison to other networks. Performance analysis based on other metrics is beyond the scope of this paper.

[1]  Howard Jay Siegel,et al.  Using the multistage cube network topology in parallel supercomputers , 1989 .

[2]  V. Benes,et al.  Mathematical Theory of Connecting Networks and Telephone Traffic. , 1966 .

[3]  Marshall C. Pease,et al.  The Indirect Binary n-Cube Microprocessor Array , 1977, IEEE Transactions on Computers.

[4]  Dharma P. Agrawal,et al.  Design and Performance of Generalized Interconnection Networks , 1983, IEEE Transactions on Computers.

[5]  Victor P. Nelson.  Fault-tolerant computing: fundamental concepts , 1990, Computer.

[6]  Harold S. Stone,et al.  Parallel Processing with the Perfect Shuffle , 1971, IEEE Transactions on Computers.

[7]  Howard Jay Siegel,et al.  Interconnection networks for large-scale parallel processing: theory and case studies (2nd ed.) , 1985 .

[8]  Charles Clos,et al.  A study of non-blocking switching networks , 1953 .

[9]  Duncan H. Lawrie,et al.  Access and Alignment of Data in an Array Processor , 1975, IEEE Transactions on Computers.

[10]  Tse-yun Feng,et al.  A Survey of Interconnection Networks , 1981, Computer.

[11]  Howard Jay Siegel,et al.  The Extra Stage Cube: A Fault-Tolerant Interconnection Network for Supersystems , 1982, IEEE Transactions on Computers.

[12]  Suresh Chalasani,et al.  Fault-Tolerance Analysis of One-Sided Crosspoint Switching Networks , 1992, IEEE Trans. Computers.

[13]  Marc Snir,et al.  The Performance of Multistage Interconnection Networks for Multiprocessors , 1983, IEEE Transactions on Computers.

[14]  Janak H. Patel,et al.  Processor-memory interconnections for multiprocessors , 1979, ISCA '79.

[15]  Dharma P. Agrawal,et al.  Graph Theoretical Analysis and Design of Multistage Interconnection Networks , 1983, IEEE Transactions on Computers.