A near optimal algorithm for technology mapping minimizing area under delay constraints
暂无分享,去创建一个
[1] Robert K. Brayton,et al. Multilevel logic synthesis , 1990, Proc. IEEE.
[2] Alberto Sangiovanni-Vincentelli,et al. Logic synthesis for vlsi design , 1989 .
[3] Albert Ren Rui Wang. Algorithms for multilevel logic optimization , 1991 .
[4] Robert K. Brayton,et al. Performance-oriented technology mapping , 1990 .
[5] Massoud Pedram,et al. Layout driven logic restructuring/decomposition , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[6] K. Keutzer. DAGON: Technology Binding and Local Optimization by DAG Matching , 1987, 24th ACM/IEEE Design Automation Conference.
[7] Robert K. Brayton,et al. Delay optimization of combinational logic circuits by clustering and partial collapsing , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[8] Larry J. Stockmeyer,et al. Optimal Orientations of Cells in Slicing Floorplan Designs , 1984, Inf. Control..
[9] Pak K. Chan. Algorithms for library-specific sizing of combinational logic , 1991, DAC '90.
[10] Massoud Pedram,et al. Layout driven technology mapping , 1991, 28th ACM/IEEE Design Automation Conference.