Generation of optimum test stimuli for nonlinear analog circuits using nonlinear programming and time-domain sensitivities

In this paper a novel approach for the generation of an optimum transient test stimulus for general analog circuits is proposed. The test stimulus is optimal with respect to the detection of a given fault set by means of a predefined fault detection criterion. The problem of finding an optimum test stimulus detecting all faults from the fault set is formulated as a nonlinear programming problem. A functional describing the differences between the good and all faulty test responses of the circuit serves as a merit functional for the programming problem. A parameter vector completely describing the test stimulus is used as the optimization vector. The gradient of the merit functional required for the optimization is computed using time-domain sensitivities. Since in this approach the evaluation of the fault detection criterion represented by the merit functional flows directly into the computation of the test stimulus, optimal test stimuli for hard to detect faults can be generated. If more than one input terminal is used for testing, several test stimuli can be generated simultaneously.

[1]  B. Kaminska,et al.  An integrated approach for analog circuit testing with a minimum number of detected parameters , 1994, Proceedings., International Test Conference.

[2]  R. Dandapani,et al.  Test generation for linear analog circuits , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[3]  José Luis Huertas,et al.  Analog and mixed-signal benchmark circuits-first release , 1997, Proceedings International Test Conference 1997.

[4]  Kwang-Ting Cheng,et al.  Implicit functional testing for analog circuits , 1996, Proceedings of 14th VLSI Test Symposium.

[5]  Bozena Kaminska,et al.  Optimization-based multifrequency test generation for analog circuits , 1996, J. Electron. Test..

[6]  Bozena Kaminska,et al.  Multiple fault analog circuit testing by sensitivity analysis , 1993, J. Electron. Test..

[7]  Jacob A. Abraham,et al.  DCIATP-an iterative analog circuit test generation program for generating DC single pattern tests , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[8]  Jay B. Brockman,et al.  Predictive subset testing: optimizing IC parametric performance testing for quality, cost, and yield , 1989 .

[9]  Linda S. Milor,et al.  Detection of catastrophic faults in analog integrated circuits , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  R. Rohrer.  The Generalized Adjoint Network and Network Sensitivities , 1969 .

[11]  Mani Soma,et al.  Dynamic test signal design for analog ICs , 1995, ICCAD.

[12]  Bozena Kaminska,et al.  Multifrequency Analysis of Faults in Analog Circuits , 1995, IEEE Des. Test Comput..

[13]  Sheng-Jen Tsai,et al.  Test Vector Generation for Linear Analog Devices , 1991, 1991, Proceedings. International Test Conference.

[14]  Alberto L. Sangiovanni-Vincentelli,et al.  Minimizing production test time to detect faults in analog circuits , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[15]  Abhijit Chatterjee,et al.  Minimal length diagnostic tests for analog circuits using test history , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).