Performance prediction for submicron GaAs SDFL logic