Detection, diagnosis, and repair of faults in memristor-based memories
暂无分享,去创建一个
[1] A. Coker,et al. Multijunction Fault-Tolerance Architecture for Nanoscale Crossbar Memories , 2006, IEEE Transactions on Nanotechnology.
[2] P. Vontobel,et al. Writing to and reading from a nano-scale crossbar memory based on memristors , 2009, Nanotechnology.
[3] Peng Li,et al. Nonvolatile memristor memory: Device characteristics and design implications , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.
[4] Sachhidh Kannan,et al. Sneak-Path Testing of Crossbar-Based Nonvolatile Random Access Memories , 2013, IEEE Transactions on Nanotechnology.
[5] Sachhidh Kannan,et al. Sneak path testing and fault modeling for multilevel memristor-based memories , 2013, 2013 IEEE 31st International Conference on Computer Design (ICCD).
[6] Sachhidh Kannan,et al. Sneak-path Testing of Memristor-based Memories , 2013, 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems.
[7] L. Chua. Memristor-The missing circuit element , 1971 .
[8] R. Williams,et al. Exponential ionic drift: fast switching and low volatility of thin-film memristors , 2009 .
[9] Minsu Choi,et al. Memristor lookup table (MLUT)-based asynchronous nanowire crossbar architecture , 2010, 10th IEEE International Conference on Nanotechnology.
[10] Said Hamdioui,et al. DfT schemes for resistive open defects in RRAMs , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[11] G. Subramanyam,et al. A Memristor Device Model , 2011, IEEE Electron Device Letters.
[12] Wei Wang,et al. Design considerations for variation tolerant multilevel CMOS/Nano memristor memory , 2010, GLSVLSI '10.
[13] Chris Yakopcic,et al. Analysis of a memristor based 1T1M crossbar architecture , 2011, The 2011 International Joint Conference on Neural Networks.
[14] Sandeep K. Shukla,et al. Multi-Junction Fault Tolerance Architecture for Nanoscale Crossbar Memories , 2006 .
[15] Said Hamdioui,et al. On Defect Oriented Testing for Hybrid CMOS/Memristor Memory , 2011, 2011 Asian Test Symposium.
[16] Jim Hutchby,et al. Assessment of the Potential & Maturity of Selected Emerging Research Memory Technologies Workshop & ERD/ERM Working Group Meeting (April 6-7, 2010) , 2010 .
[17] Vishwani D. Agrawal,et al. Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.