Built-In Self-Test Techniques

A system that includes self-test features must have facilities for generating test patterns and analyzing the resultant circuit response. This article surveys the structures that are used to implement these self-test functions. The various techniques used to convert the system bistables into test scan paths are discussed. The addition of bistables associated with the I/O bonding pads so that the pads can be accessed via a scan path (external or boundary scan path) is described. Most designs use linear-feedback shift registers for both test pattern generation and response analysis. The various linear-feedback shift register designs for pseudorandom or pseudoexhaustive input test pattern generation and for output response signature analysis are presented.

[1]  John E. Bauer,et al.  An Advanced Fault Isolation System for Digital Logic , 1975, IEEE Transactions on Computers.

[2]  John P. Hayes,et al.  Transition Count Testing of Combinational Logic Circuits , 1976, IEEE Transactions on Computers.

[3]  Jacques Losq,et al.  Efficiency of Random Compact Testing , 1978, IEEE Transactions on Computers.

[4]  J. Mucha,et al.  Built-In Test for Complex Digital Integrated Circuits , 1979, Fifth European Solid State Circuits Conference - ESSCIRC 79.

[5]  James B. Clary,et al.  Self-Testing Computers , 1979, Computer.

[6]  John P. Hayes,et al.  Testability Considerotions in Microprocessor-Based Design , 1980, Computer.

[7]  James E. Smith,et al.  Measures of the Effectiveness of Fault Signature Analysis , 1980, IEEE Transactions on Computers.

[8]  Jacob Savir,et al.  Syndrome-Testable Design of Combinational Circuits , 1980, IEEE Transactions on Computers.

[9]  Jacob Savir,et al.  Syndrome-Testing of " Syndrome-Untestable" Combinational Circuits , 1981, IEEE Transactions on Computers.

[10]  John P. Hayes,et al.  A Functional Approach to Testing Bit-Sliced Microprocessors , 1981, IEEE Transactions on Computers.

[11]  George Markowsky,et al.  The Weighted Syndrome Sums Approach to VLSI Testing , 1981, IEEE Transactions on Computers.

[12]  Edward J. McCluskey,et al.  Design for Autonomous Test , 1981, IEEE Transactions on Computers.

[13]  Edward J. McCluskey.  Built-In Verification Test , 1982, ITC.

[14]  William C. Carter,et al.  Signature Testing with Guaranteed Bounds for Fault Coverage , 1982, ITC.

[15]  Eric Lindbloom,et al.  Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-Test , 1983, IBM J. Res. Dev..

[16]  John R. Kuban,et al.  Self-Testing the Motorola MC6804P2 , 1984, IEEE Design & Test of Computers.

[17]  Gary S. Ditlow,et al.  Random Pattern Testability , 1984, IEEE Transactions on Computers.

[18]  Edward J. McCluskey.  Verification Testing - A Pseudoexhaustive Test Technique , 1984, IEEE Trans. Computers.

[19]  Edward J. McCluskey,et al.  An Experimental Study Comparing 74LS181 Test Sets , 1985, COMPCON.