High area-efficient DC-DC converter using Time-Mode Miller Compensation (TMMC)

For the controller design of a DC-DC converter, a Time-Mode Miller Compensation (TMMC) is introduced in this paper. Using this concept, the consuming area of the DC-DC converter can be significantly reduced without any off-chip compensation components. The chip is implemented in 0.18μm I/O CMOS whose size is similar to 0.35μm CMOS, and the core size of this work is only 0.12mm2. Peak efficiency is 90.6%, with switching frequency of 1.15MHz.

[1]  Gyu-Hyeong Cho,et al.  Integrated zero-inductor-current detection circuit for step-up DC-DC converters , 2006 .

[2]  Justin Gaither,et al.  A robust digital DC-DC converter with rail-to-rail output range in 40nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[3]  Michael Fulde,et al.  A digitally controlled DC-DC converter for SoC in 28nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[4]  Philip K. T. Mok,et al.  Area- and Power-Efficient Monolithic Buck Converters With Pseudo-Type III Compensation , 2010, IEEE Journal of Solid-State Circuits.

[5]  Ke-Horng Chen,et al.  On-Chip Compensated Error Amplifier for Fast Transient DC-DC Converters , 2006, 2006 IEEE International Conference on Electro/Information Technology.

[6]  Bertan Bakkaloglu,et al.  A 300mA 14mV-ripple digitally controlled buck converter using frequency domain ΔΣ ADC and hybrid PWM generator , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[7]  Yu Hong,et al.  Single-chip quasi-PWM DC-DC converter with fast transient response comprising loop-bandwidth control , 2005 .