Image acquisition and processing for falling objects with line CCD sensor

In many industrial and agricultural fields, we should acquire and process the image of high-speed falling objects and then to output the characteristics of those. This paper presents an image acquisition and processing system for falling objects. It is based on the Texas Instrumentspsila TMS320C6416T (DSP6416), a high performance digital signal processor and Alterapsilas Field programmable gate array (FPGA) EP3C25F324. The image is captured by line CCD sensor and then the digital image data converted by analogue front-end (AFE) are transferred into FPGA, after pre-processing they are transferred into DSP6416 through the interface of first in first out (FIFO) in FPGA and external memory interfaces (EMIF) of DSP6416. Then the image data are processed in DSP6416. The controller area network (CAN) communication interface is provided for the command transfer between main PC and the system. Also this paper proposes a novel real-time method to get the areas, the average gray values and the centerspsila positions of the falling objects with line CCD sensor. Experimental results show that this system and the novel method are useful and powerful.

[1]  M.K. Birla.  FPGA Based Reconfigurable Platform for Complex Image Processing , 2006, 2006 IEEE International Conference on Electro/Information Technology.

[2]  Peter Rössler,et al.  Performance Benchmark of DSP and FPGA Implementations of Low-Level Vision Algorithms , 2007, 2007 IEEE Conference on Computer Vision and Pattern Recognition.

[3]  Naim Dahnoun,et al.  Implementation and Optimisation of a Video Object Segmentation Algorithm on an Embedded DSP Platform , 2006 .

[4]  Marek Gorgon,et al.  FPGA based controller for heterogenous image processing system , 2001, Proceedings Euromicro Symposium on Digital Systems Design.

[5]  Liang Kun,et al.  Development of Image Processing System Based on DSP and FPGA , 2007, 2007 8th International Conference on Electronic Measurement and Instruments.

[6]  Patrick Murphy,et al.  A DSP-based platform for wireless video compression , 2002, Global Telecommunications Conference, 2002. GLOBECOM '02. IEEE.

[7]  Carlos Vivas,et al.  Parallel DSP based implementation of an automated visual quality inspection system , 1999, 1999 7th IEEE International Conference on Emerging Technologies and Factory Automation. Proceedings ETFA '99 (Cat. No.99TH8467).

[8]  Juan Antonio Gómez Pulido,et al.  Real time image processing with reconfigurable hardware , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[9]  Sheng Zhong,et al.  A DSP/FPGA - Based Parallel Architecture for Real-time Image Processing , 2006, 2006 6th World Congress on Intelligent Control and Automation.

[10]  M. Levesley,et al.  Development of a mechatronic sorting system for removing contaminants from wool , 2005, IEEE/ASME Transactions on Mechatronics.

[11]  H. Uchida,et al.  A proposal of grading system for fallen rice using neural network , 2002, Proceedings of the 2002 International Joint Conference on Neural Networks. IJCNN'02 (Cat. No.02CH37290).