Cost trade-offs of various design for test techniques

Test cost is becoming a major factor in today's complex chip designs. One approach to lower test cost is to have the product test, or help test, itself. There are a wide variety of Design-for-Test techniques that have been developed for this purpose. A number of these techniques are evaluated against various related cost issues.

[1]  Paul H. Bardell,et al.  Self-Test of Random Access Memories , 1985, ITC.

[2]  Sunil Jain,et al.  Built-in Self Testing of Embedded Memories , 1986, IEEE Design & Test of Computers.

[3]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[4]  Ion M. Ratiu,et al.  Pseudorandom Built-in Self-Test Methodology and Implementation for the IBM RISC System/6000 Processor , 1990, IBM J. Res. Dev..

[5]  Thomas W. Williams,et al.  A logic design structure for LSI testability , 1977, DAC '77.

[6]  Parker,et al.  Design for Testability—A Survey , 1982, IEEE Transactions on Computers.

[7]  Wojciech Maly,et al.  Built-in current testing-feasibility study , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[8]  Jacob Savir,et al.  Built-In Self-Test: Milestones and Challenges , 1993, VLSI Design.