Impact of input voltage sag and unbalance on dc link inductor and capacitor stress in adjustable speed drives

This paper investigates the impact of input voltage unbalance and sags on stresses in the dc-bus choke inductor and dc-bus electrolytic capacitors of adjustable-speed drives (ASDs). These stresses are primarily attributable to the rectifier's transition into single-phase operation, giving rise to low-order harmonic voltages (120 Hz, 240 Hz, etc.) that are applied to the dc-link filter components. These harmonics elevate the ac-flux densities in the dc choke core material significantly above values experienced during normal balanced-excitation conditions, causing additional core losses and potential magnetic saturation of the core. It is shown that the effects of voltage unbalances and sags on the dc-link capacitor lifetime will be the same when either line inductors or a dc-link choke inductor are used if the dc choke-inductance value is twice the value of the line inductance. Simulations and experimental tests are used to verify the accuracy of predictions provided by closed-form analysis and simulation for a 5-hp or 3730-W ASD system.

[1]  Johann W. Kolar,et al.  Analytical calculation of the RMS current stress on the DC link capacitor of voltage DC link PWM converter systems , 1999, IEMDC 1999.

[2]  Math Bollen,et al.  Understanding Power Quality Problems , 1999 .

[3]  Michael L. Gasperi,et al.  Modeling and Analysis of DC Link Bus Capacitor and Inductor Heating Effect on AC Drives ( Part I ) , 1997 .

[4]  C. J. Melhorn,et al.  Interpretation and analysis of power quality measurements , 1995 .

[5]  D. O. Koval,et al.  Canadian national power quality survey: frequency and duration of voltage sags and surges at industrial sites , 1998 .

[6]  T.M. Jahns,et al.  Modeling effects of voltage unbalances in industrial distribution systems with adjustable speed drives , 2004, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting..

[7]  T.M. Jahns,et al.  Design-oriented analysis of DC bus dynamics in adjustable speed drives under input voltage unbalance and sag conditions , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[8]  T.A. Lipo,et al.  Closed-form analysis of adjustable speed drive performance under input voltage unbalance and sag conditions , 2004, 2004 IEEE 35th Annual Power Electronics Specialists Conference (IEEE Cat. No.04CH37551).

[9]  J. Lundquist.  Field measurements of harmonic distortion and the role of the DC-link inductor , 1998, 8th International Conference on Harmonics and Quality of Power. Proceedings (Cat. No.98EX227).

[10]  M. M. Swamy,et al.  Harmonic interaction between 1500-kVA supply transformer and VFD load at an industrial plant , 1997, IAS '97. Conference Record of the 1997 IEEE Industry Applications Conference Thirty-Second IAS Annual Meeting.

[11]  Thomas M. Jahns,et al.  Source current harmonic analysis of adjustable speed drives under input voltage unbalance and sag conditions , 2004 .

[12]  Prasad Enjeti,et al.  An evaluation of the DC-link capacitor heating in adjustable speed drive systems with different utility interface options , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[13]  W. E. Berkopec,et al.  Impact of Inductor Placement on the Performance of Adjustable Speed Drives Under Input Voltage Unbalance and Sag Conditions , 2005, IEMDC 2005.

[14]  Sam G. Parler.  Deriving Life Multipliers for Electrolytic Capacitors , 2004 .

[15]  M. Forster,et al.  Reduction of DC bus capacitor ripple current with PAM/PWM converter , 2002, Conference Record of the 2002 IEEE Industry Applications Conference. 37th IAS Annual Meeting (Cat. No.02CH37344).

[16]  T.M. Jahns,et al.  DC bus electrolytic capacitor stress in adjustable- speed drives under input voltage unbalance and sag conditions , 2004, Conference Record of the 2004 IEEE Industry Applications Conference, 2004. 39th IAS Annual Meeting..