Ultracompact Graphene Multigate Variable Resistor for Neuromorphic Computing

Brain-inspired or neuromorphic computing has been proposed as a method to overcome the limitations of the von-Neumann architecture. Neuromorphic computing relies on an array of neurons interconnected locally through synapses to perform computing functions such as pattern recognition and image processing. Neuromorphic computing with CMOS-based circuits has limited utility due to the relatively large area required by neurons and synapses, limiting the size of the neuromorphic network implementable on chip. In this paper, we present a novel ultracompact graphene variable resistor that can be used to implement both neurons and synapses. To illustrate the functionality of the proposed devices, we present a 3-bit digitally controlled synapse prototype that occupies 3 μm × 9.3 μm. The proposed devices pave the way for high-performance large neuromorphic networks that can be integrated with CMOS to augment its functionality or for beyond CMOS computation.

[1]  James A. Bain,et al.  Oscillatory Neural Networks Based on TMO Nano-Oscillators and Multi-Level RRAM Cells , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[2]  Lawrence T. Pileggi,et al.  Analog neuromorphic computing enabled by multi-gate programmable resistive devices , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  James A. Bain,et al.  An RRAM-based Oscillatory Neural Network , 2015, 2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS).

[4]  V. Derycke,et al.  Electro-grafted organic memristors: Properties and prospects for artificial neural networks based on STDP , 2014, 14th IEEE International Conference on Nanotechnology.

[5]  Shimeng Yu,et al.  Design considerations of synaptic device for neuromorphic computing , 2014, 2014 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Suman Datta,et al.  Neuro inspired computing with coupled relaxation oscillators , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[7]  Kaushik Roy,et al.  Brain-inspired computing with spin torque devices , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[8]  K. L. Shepard,et al.  One-Dimensional Electrical Contact to a Two-Dimensional Material , 2013, Science.

[9]  Gianluca Piazza,et al.  Neurocomputing and associative memories based on ovenized aluminum nitride resonators , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).

[10]  Lawrence T. Pileggi,et al.  Fully-digital oscillatory associative memories enabled by non-volatile logic , 2013, The 2013 International Joint Conference on Neural Networks (IJCNN).

[11]  M. Fischetti,et al.  Theory of remote phonon scattering in top-gated single-layer graphene , 2013 .

[12]  Enrico Macii,et al.  The Human Brain Project and neuromorphic computing. , 2013, Functional neurology.

[13]  Lawrence T. Pileggi,et al.  All-magnetic analog associative memory , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).

[14]  E. Vianello,et al.  Bio-Inspired Stochastic Computing Using Binary CBRAM Synapses , 2013, IEEE Transactions on Electron Devices.

[15]  C. Wright,et al.  Beyond von‐Neumann Computing with Nanoscale Phase‐Change Memory Devices , 2013 .

[16]  P. Khomyakov,et al.  Field effect doping of graphene in metal/dielectric/graphene heterostructures: A model based upon first-principles calculations , 2013, 1302.4861.

[17]  H. Kim,et al.  RRAM-based synapse for neuromorphic system with pattern recognition function , 2012, 2012 International Electron Devices Meeting.

[18]  B. DeSalvo,et al.  CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (Cochlea) and visual (Retina) cognitive processing applications , 2012, 2012 International Electron Devices Meeting.

[19]  Yan Fang,et al.  Non-Boolean associative architectures based on nano-oscillators , 2012, 2012 13th International Workshop on Cellular Nanoscale Networks and their Applications.

[20]  P. Mazumder,et al.  Programmable quantum-dots memristor based architecture for image processing , 2012, 2012 12th IEEE International Conference on Nanotechnology (IEEE-NANO).

[21]  Bertan Bakkaloglu,et al.  Analog image recognition arrays design by using co-fabricated MOSFET and MESFETs on a 0.25 μm SOS process , 2012 .

[22]  B. DeSalvo,et al.  Interface Engineering of PCM for Improved Synaptic Performance in Neuromorphic Systems , 2012, 2012 4th IEEE International Memory Workshop.

[23]  Lars W. Liebmann,et al.  Design and manufacturability tradeoffs in unidirectional and bidirectional standard cell layouts in 14 nm node , 2012, Advanced Lithography.

[24]  T. R. Robinson.  On Klein tunneling in graphene , 2012 .

[25]  Dharmendra S. Modha,et al.  A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[26]  Richard A. Chapman,et al.  Spike timing-dependent synaptic plasticity using memristors and nano-crystalline silicon TFT memories , 2011, 2011 11th IEEE International Conference on Nanotechnology.

[27]  Kang L. Wang,et al.  Non-volatile graphene channel memory (NVGM) for flexible electronics and 3D multi-stack ultra-high-density data storages , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.

[28]  Shimeng Yu,et al.  An Electronic Synapse Device Based on Metal Oxide Resistive Switching Memory for Neuromorphic Computation , 2011, IEEE Transactions on Electron Devices.

[29]  P. Allain,et al.  Klein tunneling in graphene: optics with massless electrons , 2011, 1104.5632.

[30]  Mark S. Lundstrom,et al.  Gate-controlled guiding of electrons in graphene. , 2010, Nature nanotechnology.

[31]  Wolfgang Porod,et al.  Device and Architecture Outlook for Beyond CMOS Switches , 2010, Proceedings of the IEEE.

[32]  R. Murali,et al.  Impact of Size Effect on Graphene Nanoribbon Transport , 2010, IEEE Electron Device Letters.

[33]  S. Sarma,et al.  Klein tunneling in disordered graphene p-n-p junctions , 2009, 0908.3674.

[34]  Tadashi Shibata,et al.  Computing based on the physics of nano devices—A beyond-CMOS approach to human-like intelligent systems , 2009 .

[35]  Emil Raschman,et al.  New Digital Architecture of CNN for Pattern Recognition , 2009, 2009 MIXDES-16th International Conference Mixed Design of Integrated Circuits & Systems.

[36]  Alexandre C. B. Delbem,et al.  Design of associative memories using cellular neural networks , 2009, Neurocomputing.

[37]  S. Banerjee,et al.  Realization of a high mobility dual-gated graphene field-effect transistor with Al2O3 dielectric , 2009, 0901.2901.

[38]  D. Goldhaber-Gordon,et al.  Evidence for Klein tunneling in graphene p-n junctions. , 2008, Physical review letters.

[39]  F. Guinea,et al.  The electronic properties of graphene , 2007, Reviews of Modern Physics.

[40]  H. Dai,et al.  Room-temperature all-semiconducting sub-10-nm graphene nanoribbon field-effect transistors. , 2008, Physical review letters.

[41]  K. Klitzing,et al.  Observation of electron–hole puddles in graphene using a scanning single-electron transistor , 2007, 0705.2180.

[42]  P. Kim,et al.  Electronic transport in locally gated graphene nanoconstrictions , 2007, 0709.1731.

[43]  Andre K. Geim,et al.  The rise of graphene. , 2007, Nature materials.

[44]  P. Kim,et al.  Energy band-gap engineering of graphene nanoribbons. , 2007, Physical review letters.

[45]  Hsien-Hsin S. Lee,et al.  Constructing a Non-Linear Model with Neural Networks for Workload Characterization , 2006, 2006 IEEE International Symposium on Workload Characterization.

[46]  M. I. Katsnelson,et al.  Chiral tunnelling and the Klein paradox in graphene , 2006 .

[47]  Steve Furber,et al.  High-performance computing for systems of spiking neurons , 2006 .

[48]  A. Geim,et al.  Two-dimensional gas of massless Dirac fermions in graphene , 2005, Nature.

[49]  Emil Talpes,et al.  Variability and energy awareness: a microarchitecture-level perspective , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[50]  Vittorio Dante,et al.  A VLSI recurrent network of integrate-and-fire neurons connected by plastic synapses with long-term memory , 2003, IEEE Trans. Neural Networks.

[51]  Daniel J. Amit,et al.  Spike-Driven Synaptic Dynamics Generating Working Memory States , 2003, Neural Computation.

[52]  Davide Badoni,et al.  Spike-Driven Synaptic Plasticity: Theory, Simulation, VLSI Implementation , 2000, Neural Computation.

[53]  Sani R. Nassif.  Design for variability in DSM technologies [deep submicron technologies] , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[54]  J. M. Cruz,et al.  A 16 × 16 Cellular Neural Network Universal Chip: The First Complete Single-Chip Dynamic Computer Array with Distributed Memory and with Gray-Scale Input-Output , 1998 .

[55]  Wofgang Maas,et al.  Networks of spiking neurons: the third generation of neural network models , 1997 .

[56]  Frank C. Hoppensteadt,et al.  Canonical models for mathematical neuroscience , 1997, Proceedings of International Conference on Neural Networks (ICNN'97).

[57]  Peter R. Kinget,et al.  A programmable analog cellular neural network CMOS chip for high speed image processing , 1995, IEEE J. Solid State Circuits.

[58]  Tamás Roska,et al.  Cellular neural networks with nonlinear and delay-type template elements , 1990, IEEE International Workshop on Cellular Neural Networks and their Applications.

[59]  Leon O. Chua,et al.  Cellular neural networks: applications , 1988 .

[60]  Lin-Bao Yang,et al.  Cellular neural networks: theory , 1988 .