Several weaknesses of the implementation for the theoretically secure masking schemes under ISW framework
暂无分享,去创建一个
[1] Christophe Giraud,et al. An Implementation of DES and AES, Secure against Some Attacks , 2001, CHES.
[2] Stefan Mangard,et al. Successfully Attacking Masked AES Hardware Implementations , 2005, CHES.
[3] Keith Mayes,et al. Precise Instruction-Level Side Channel Profiling of Embedded Processors , 2014, ISPEC.
[4] Christophe Clavier,et al. Differential Power Analysis in the Presence of Hardware Countermeasures , 2000, CHES.
[5] Bart Preneel,et al. Power Analysis of an FPGA: Implementation of Rijndael: Is Pipelining a DPA Countermeasure? , 2004, CHES.
[6] Marcin Wójcik,et al. Does My Device Leak Information? An a priori Statistical Power Analysis of Leakage Detection Tests , 2013, ASIACRYPT.
[7] Pankaj Rohatgi,et al. Towards Sound Approaches to Counteract Power-Analysis Attacks , 1999, CRYPTO.
[8] Vincent Rijmen,et al. Secure Hardware Implementation of Nonlinear Functions in the Presence of Glitches , 2011, Journal of Cryptology.
[9] Srinivas Vivek,et al. Analysis and Improvement of the Generic Higher-Order Masking Scheme of FSE 2012 , 2013, CHES.
[10] Jean-Sébastien Coron,et al. Higher Order Masking of Look-up Tables , 2014, IACR Cryptol. ePrint Arch..
[11] Johann Großschädl,et al. Power Analysis Resistant AES Implementation with Instruction Set Extensions , 2007, CHES.
[12] Thomas S. Messerges,et al. Securing the AES Finalists Against Power Analysis Attacks , 2000, FSE.
[13] Stefan Mangard,et al. Pinpointing the Side-Channel Leakage of Masked AES Hardware Implementations , 2006, CHES.
[14] Eric Peeters,et al. Power and electromagnetic analysis: Improved model, consequences and comparisons , 2007, Integr..
[15] Alessandro Trifiletti,et al. A countermeasure against differential power analysis based on random delay insertion , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[16] Emmanuel Prouff,et al. A Generic Method for Secure SBox Implementation , 2007, WISA.
[17] Yuval Ishai,et al. Private Circuits: Securing Hardware against Probing Attacks , 2003, CRYPTO.
[18] Emmanuel Prouff,et al. Provably Secure Higher-Order Masking of AES , 2010, IACR Cryptol. ePrint Arch..
[19] Rui Li,et al. A combined countermeasure against DPA and implementation on DES , 2013, 2013 IEEE International Conference of Electron Devices and Solid-state Circuits.
[20] Seokhie Hong,et al. A Fast and Provably Secure Higher-Order Masking of AES S-Box , 2011, CHES.
[21] Johannes Blömer,et al. Provably Secure Masking of AES , 2004, IACR Cryptol. ePrint Arch..
[22] Turki F. Al-Somani,et al. Overlapped parallel computations of scalar multiplication with resistance against Side Channel Attacks , 2008, Int. J. Inf. Comput. Secur..
[23] Jean-Sébastien Coron,et al. Higher-Order Side Channel Security and Mask Refreshing , 2013, FSE.
[24] Stefan Mangard,et al. Power analysis attacks - revealing the secrets of smart cards , 2007 .
[25] Claude Carlet,et al. Higher-Order Masking Schemes for S-Boxes , 2012, FSE.
[26] Denis Flandre,et al. A Formal Study of Power Variability Issues and Side-Channel Attacks for Nanoscale Devices , 2011, EUROCRYPT.
[27] Yves Deville,et al. Efficient Selection of Time Samples for Higher-Order DPA with Projection Pursuits , 2015, COSADE.
[28] François-Xavier Standaert,et al. Efficient Masked S-Boxes Processing - A Step Forward - , 2014, AFRICACRYPT.