Using boundary scan test to test random access memory clusters

Interconnects inside clusters of random access memories on printed circuit boards can be tested using boundary scan test. This paper makes recommendations regarding the design of clusters, containing either static or dynamic memory devices, allowing for a complete structural test of the cluster. No additional access to the internal interconnects of the cluster is required. Examples of static and dynamic cluster designs are presented illustrating the recommendations.<<ETX>>

[1]  Rodham E. Tulloss,et al.  The Test Access Port and Boundary Scan Architecture , 1990 .

[2]  Adriaan J. de Lind van Wijngaarden,et al.  Memory interconnection test at board level , 1992, Proceedings International Test Conference 1992.

[3]  Grady Giles,et al.  IMPLEMENTING 1149.1 ON CMOS MICROPROCESSORS , 1991, 1991, Proceedings. International Test Conference.