Circuit Noise Effect on Sampling Clock in Frequency-Domain Radio Receiver IF Digitization
暂无分享,去创建一个
Lei Sun | Ronghua Zhou | Jianping An | Zhijun Li | Miao Yang | Jianping An | Ronghua Zhou | Miao Yang | Lei Sun | Zhijun Li
[1] Andreas Wiesbauer,et al. On the jitter requirements of the sampling clock for analog-to-digital converters , 2002 .
[2] Jim S. Wight,et al. Clock jitter in direct RF and IF sampling wireless receivers , 2006 .
[3] Robert M. Gray,et al. Random processes : a mathematical approach for engineers , 1986 .
[4] Truong Q. Nguyen,et al. Design of hybrid filter banks for analog/digital conversion , 1998, IEEE Trans. Signal Process..
[5] Sun Lei,et al. Crosstalk on Sampling Clock and Additive Dither in Radio Receiver IF Digitization , 2007, 2007 International Symposium on Microwave, Antenna, Propagation and EMC Technologies for Wireless Communications.
[6] Gerhard Fettweis,et al. The effects of aperture jitter and clock jitter in wideband ADCs , 2007, Comput. Stand. Interfaces.
[7] T. Chalvatzis,et al. On the effect of clock jitter in IF and RF direct sampling systems , 2005, The 3rd International IEEE-NEWCAS Conference, 2005..
[8] Robert H. Walden,et al. Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..
[9] Gonzalo R. Arce,et al. Analog to digital conversion of ultra-wideband signals in orthogonal spaces , 2003, IEEE Conference on Ultra Wideband Systems and Technologies, 2003.