A 10 ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cell
暂无分享,去创建一个
R. Scheuerlein | W. Gallagher | S. Parkin | A. Lee | S. Ray | R. Robertazzi | W. Reohr | W. Reohr | S. Parkin | R. Scheuerlein | R. Robertazzi | W. Gallagher | S. Ray | A. Lee | William J. Gallagher | Stuart S. P. Parkin | Alex Lee | Sam Ray | Ray Robertazzi
[1] D. R. Krahn,et al. The design of a one megabit non-volatile M-R memory chip using 1.5*5 mu m cells , 1988 .
[2] William J. Gallagher,et al. Exchange-biased magnetic tunnel junctions and application to nonvolatile magnetic random access memory (invited) , 1999 .
[3] William J. Gallagher,et al. Microstructured magnetic tunnel junctions (invited) , 1997 .
[4] Kinder,et al. Large magnetoresistance at room temperature in ferromagnetic thin film tunnel junctions. , 1995, Physical review letters.
[5] R. E. Scheuerlein. Magneto-resistive IC memory limitations and architecture implications , 1998, Seventh Biennial IEEE International Nonvolatile Memory Technology Conference. Proceedings (Cat. No.98EX141).