Routing algorithms for high-performance vlsi packaging

We have seen dramatic advances in the IC technology in the past several years. The shrinkage of die sizes and the increase in functional complexities made the circuits more and more dense. Furthermore, the number of timing critical nets in a typical high-end design has increased considerably due to increasing clock frequencies. These factors have brought significant routing challenges that cannot be handled by traditional board routing algorithms. In this dissertation, we propose novel routing algorithms targeted at handling the challenges due to increasing package densities, and increasing clock frequencies. Routing nets within minimum and maximum length bounds is an important requirement for high-speed VLSI packages. For this problem, we first propose a Lagrangian relaxation based length matching routing algorithm, where the objective of satisfying min-max length constraints is effectively incorporated into the actual routing problem. Although this algorithm can be used for more general routing problems, we also consider more restricted yet common problem instances, and propose more effective routing algorithms for them. Specifically, we first focus on the problem of two-layer bus routing between component boundaries. We model this problem as a job scheduling problem, and propose algorithms to solve it effectively. After that, we focus on the problem of routing bus structures between component boundaries on a single layer. For this, we propose algorithms that are proven to give close-to-optimal solutions. As the package densities are increasing, escape routing is becoming the main bottleneck in terms of overall routability. For this, we propose novel models and algorithms to solve the escape routing problem in multiple components simultaneously, such that the number of crossings in the intermediate area (between components) is minimized. Finally, we focus on the problem of escape routing within dense pin clusters, which can have arbitrary convex boundaries. We propose a set of sufficient and necessary conditions that guarantee routability outside the escape boundaries. We also discuss how these conditions can be incorporated effectively into an escape routing algorithm.

[1]  A. S. LaPaugh,et al.  ALGORITHMS FOR INTEGRATED CIRCUIT LAYOUT: AN ANALYTIC APPROACH , 1980 .

[2]  S. M. Shahidehpour,et al.  Short-term generation scheduling with transmission and environmental constraints using an augmented Lagrangian relaxation , 1995 .

[3]  Thomas G. Szymanski Dogleg Channel Routing is NP-Complete , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Ron Y. Pinter,et al.  River Routing: Methodology and Analysis , 1983 .

[5]  Martin D. F. Wong,et al.  An escape routing framework for dense boards with high-speed design constraints , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[6]  Thomas-Michael Winkel,et al.  First- and second-level packaging of the z990 processor cage , 2004, IBM J. Res. Dev..

[7]  Muhammet Mustafa Ozdal,et al.  Length-Matching Routing for High-Speed Printed Circuit Boards , 2003, ICCAD 2003.

[8]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[9]  Howard H. Smith,et al.  MCM technology and design for the S/390 G5 system , 1999, IBM J. Res. Dev..

[10]  Jason Cong,et al.  Bounded-skew clock and Steiner routing , 1998, TODE.

[11]  Philip Wolfe,et al.  Validation of subgradient optimization , 1974, Math. Program..

[12]  Subhash Suri,et al.  Efficient Breakout Routing in Printed Circuit Boards (Extended Abstract) , 1997, WADS.

[13]  Marshall L. Fisher,et al.  The Lagrangian Relaxation Method for Solving Integer Programming Problems , 2004, Manag. Sci..

[14]  A. Titus,et al.  Innovative circuit board level routing designs for BGA packages , 2004, IEEE Transactions on Advanced Packaging.

[15]  Francis Y. L. Chin,et al.  Escaping a Grid by Edge-Disjoint Paths , 2000, SODA '00.

[16]  Masakazu Yamamoto,et al.  First- and second-level packaging for the IBM eServer z900 , 2002, IBM J. Res. Dev..

[17]  Piotr Berman,et al.  On the Complexity of Approximating the Independent Set Problem , 1989, Inf. Comput..

[18]  Andrew B. Kahng,et al.  On the Bounded-Skew Clock and Steiner Routing Problems , 1995, 32nd Design Automation Conference.

[19]  Wu-Shiung Feng,et al.  A new efficient approach to multilayer channel routing problem , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[20]  H. Nelson Brady An Approach to Topological Pin Assignment , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[21]  John S. Corbin,et al.  Land grid array sockets for server applications , 2002, IBM J. Res. Dev..

[22]  A. Renaud,et al.  Daily generation management at Electricite de France: from planning towards real time , 1993, IEEE Trans. Autom. Control..

[23]  Martin D. F. Wong,et al.  An algorithm for simultaneous pin assignment and routing , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[24]  Somchai Prasitjutrakul,et al.  A timing-driven global router for custom chip design , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[25]  Carl Ebeling,et al.  Placement and routing tools for the Triptych FPGA , 1995, IEEE Trans. Very Large Scale Integr. Syst..

[26]  Jason Cong,et al.  Provably good performance-driven global routing , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  Thomas Lengauer,et al.  Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.

[28]  Martin D. F. Wong,et al.  Algorithmic study of single-layer bus routing for high-speed boards , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[29]  Ron Y. Pinter,et al.  Optimal Placement for River Routing , 1983 .

[30]  Cheng-Kok Koh,et al.  UST/DME: a clock tree router for general skew constraints , 2000, TODE.

[31]  Martin D. F. Wong,et al.  Optimal routing algorithms for pin clusters in high-density multichip modules , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[32]  Muhammet Mustafa Ozdal,et al.  Simultaneous escape routing and layer assignment for dense PCBs , 2004, ICCAD 2004.

[33]  X. Guan,et al.  New Lagrangian Relaxation Based Algorithm for Resource Scheduling with Homogeneous Subproblems , 2002 .

[34]  Hai Zhou,et al.  Optimal river routing with crosstalk constraints , 1998, TODE.

[35]  Norman L. Koren Pin assignment in automated printed circuit board design , 1972, DAC '72.

[36]  R. Pelavin,et al.  Hierarchical channel router , 1988, 25 years of DAC.

[37]  Akihiro Hashimoto,et al.  Wire routing by optimizing channel assignment within large apertures , 1971, DAC.

[38]  Ron Y. Pinter On Routing Two-Point Nets Across a Channel , 1982, DAC 1982.

[39]  Vishwani D. Agrawal,et al.  Chip Layout Optimization Using Critical Path Weighting , 1984, 21st Design Automation Conference Proceedings.

[40]  Vaughn Betz,et al.  Directional bias and non-uniformity in FPGA global routing architectures , 1996, ICCAD 1996.

[41]  P. Luh,et al.  Nonlinear approximation method in Lagrangian relaxation-based algorithms for hydrothermal scheduling , 1995 .

[42]  Takeshi Yoshimura,et al.  Efficient Algorithms for Channel Routing , 1982, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[43]  Klaus H. Ecker,et al.  Scheduling Computer and Manufacturing Processes , 2001 .

[44]  Muhammet Mustafa Ozdal,et al.  A provably good algorithm for high performance bus routing , 2004, ICCAD 2004.

[45]  Vaughn Betz,et al.  VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.

[46]  Chi-Ping Hsu,et al.  General River Routing Algorithm , 1983, 20th Design Automation Conference Proceedings.

[47]  Jason Cong,et al.  On the k-layer planar subset and topological via minimization problems , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[48]  Ronald L. Rivest,et al.  A "Greedy" Channel Router , 1982, DAC 1982.

[49]  Marshall L. Fisher,et al.  An Applications Oriented Guide to Lagrangian Relaxation , 1985 .

[50]  W. Wei-Ming Dai,et al.  Single-layer fanout routing and routability analysis for ball grid arrays , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).