Power characteristics of inductive interconnect

The width of an interconnect line affects the total power consumed by a circuit. The effect of wire sizing on the power characteristics of an inductive interconnect line is presented in this paper. The matching condition between the driver and the load affects the power consumption since the short-circuit power dissipation may decrease and the dynamic power will increase with wider lines. A tradeoff, therefore, exists between short-circuit and dynamic power in inductive interconnects. The short-circuit power increases with wider linewidths only if the line is underdriven. The power characteristics of inductive interconnects therefore may have a great influence on wire sizing optimization techniques. An analytic solution of the transition time of a signal propagating along an inductive interconnect with an error of less than 15% is presented. The solution is useful in wire sizing synthesis techniques to decrease the overall power dissipation. The optimum linewidth that minimizes the total transient power dissipation is determined. An analytic solution for the optimum width with an error of less than 6% is presented. For a specific set of line parameters and resistivities, a reduction in power approaching 80% is achieved as compared to the minimum wire width. Considering the driver size in the design process, the optimum wire and driver size that minimizes the total transient power is also determined.

[1]  Massoud Pedram,et al.  Calculation of ramp response of lossy transmission lines using two-port network functions , 1998, ISPD '98.

[2]  Sachin S. Sapatnekar,et al.  RC Interconnect Optimization under the Elmore Delay Model , 1994, 31st Design Automation Conference.

[3]  Charlie Chung-Ping Chen,et al.  Spec-based repeater insertion and wire sizing for on-chip interconnect , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[4]  S. Tam,et al.  Clock generation and distribution for the first IA-64 microprocessor , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[5]  Yehea I. Ismail,et al.  Effects of inductance on the propagation delay and repeater insertion in VLSI circuits , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[6]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1995, ICCAD.

[7]  Payam Heydari,et al.  Energy dissipation modeling of lossy transmission lines driven by CMOS inverters , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[8]  Sung-Mo Kang,et al.  Performance driven MCM routing using a second order RLC tree delay model , 1993, 1993 Proceedings Fifth Annual IEEE International Conference on Wafer Scale Integration.

[9]  Wayne Wei-Ming Dai,et al.  Optimal design of self-damped lossy transmission lines for multichip modules , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[10]  Jason Cong,et al.  Optimal wiresizing under Elmore delay model , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Ernest S. Kuh,et al.  A sensitivity-based wiresizing approach to interconnect optimization of lossy transmission line topologies , 1996, Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No.96CH35893).

[12]  Spiridon Nikolaidis,et al.  Propagation delay and short-circuit power dissipation modeling of the CMOS inverter , 1998 .

[13]  Yehea I. Ismail,et al.  Equivalent Elmore delay for RLC trees , 1999, DAC '99.

[14]  E. Friedman,et al.  Figures of merit to characterize the importance of on-chip inductance , 1998, DAC.

[15]  Andrew B. Kahng,et al.  An analytical delay model for RLC interconnects , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Jason Cong,et al.  An interconnect energy model considering coupling effects , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[17]  G. Cappuccino,et al.  Time-domain model for power dissipation of CMOS buffers driving lossy lines , 1999 .

[18]  Yehea I. Ismail,et al.  Exploiting the on-chip inductance in high-speed clock distribution networks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[19]  Qing Zhu,et al.  Optimal sizing of high-speed clock networks based on distributed RC and lossy transmission line models , 1993, ICCAD.

[20]  Eby G. Friedman,et al.  Power characteristics of inductive interconnect , 2003, 10th IEEE International Conference on Electronics, Circuits and Systems, 2003. ICECS 2003. Proceedings of the 2003.

[21]  Qing Zhu,et al.  High-speed clock network sizing optimization based on distributed RC and lossy RLC interconnect models , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Eby G. Friedman,et al.  Resistive Power in CMOS Circuits , 2003, 2003 46th Midwest Symposium on Circuits and Systems.

[23]  Eby G. Friedman,et al.  Resistive power in CMOS circuits , 2003 .

[24]  Andrew B. Kahng,et al.  An Analytical Delay Model for Interconnects , 1997 .

[25]  Andreas G. Andreou,et al.  Analog Integrated Circuits and Signal Processing , 1996 .

[26]  Yehea I. Ismail,et al.  Dynamic and short-circuit power of CMOS gates driving lossless transmission lines , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[27]  Pong-Fei Lu,et al.  Physical design of a fourth-generation POWER GHz microprocessor , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[28]  Gabriel Robins,et al.  Dynamically-wiresized Elmore-based routing constructions , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[29]  Marc Belleville,et al.  Inductance and capacitance analytic formulas for VLSI interconnects , 1996 .

[30]  Yehea I. Ismail,et al.  DTT: direct truncation of the transfer function - an alternative tomoment matching for tree structured interconnect , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Eby G. Friedman,et al.  Inductive interconnect width optimization for low power , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[32]  D. S. Gao,et al.  Propagation delay in RLC interconnection networks , 1993, 1993 IEEE International Symposium on Circuits and Systems.

[33]  M. Edahiro,et al.  Delay Minimization For Zero-skew Routing , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[34]  Jason Cong,et al.  Simultaneous driver and wire sizing for performance and power optimization , 1994, ICCAD.

[35]  Yehea I. Ismail,et al.  Repeater insertion in tree structured inductive interconnect , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[36]  Massoud Pedram,et al.  A comprehensive study of energy dissipation in lossy transmission lines driven by CMOS inverters , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[37]  Jason Cong,et al.  Performance-Driven Interconnect Design Based on Distributed RC Delay Model , 1993, 30th ACM/IEEE Design Automation Conference.

[38]  Jason Cong,et al.  Interconnect layout optimization under higher-order RLC model , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[39]  Burton M. Leary,et al.  A 200 MHz 64 b dual-issue CMOS microprocessor , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[40]  T. Sakurai,et al.  Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.

[41]  Kenneth C. Yeager,et al.  200-MHz superscalar RISC microprocessor , 1996, IEEE J. Solid State Circuits.

[42]  R. Allmon,et al.  High-performance microprocessor design , 1998, IEEE J. Solid State Circuits.

[43]  Yu Cao,et al.  Loop-based interconnect modeling and optimization approach for multigigahertz clock network design , 2003 .

[44]  H. Fair,et al.  Clocking design and analysis for a 600 MHz Alpha microprocessor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[45]  Eby G. Friedman,et al.  Optimizing Inductive Interconnect for Low Power , 2003 .

[46]  Eby G. Friedman,et al.  Optimum wire sizing of RLC interconnect with repeaters , 2003, GLSVLSI '03.

[47]  Robert W. Dutton,et al.  A fast analytical technique for estimating the bounds of on-chip clock wire inductance , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[48]  Yao-Wen Chang,et al.  Performance optimization by wire and buffer sizing under the transmission line model , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.

[49]  Eby G. Friedman,et al.  Delay and power expressions characterizing a CMOS inverter driving an RLC load , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[50]  Takayasu Sakurai,et al.  A simple MOSFET model for circuit analysis , 1991 .