A new computational method to improve the synchronization of PLLs

[1]  Boris Pervan,et al.  A GPS Phase-Locked Loop Performance Metric Based on the Phase Discriminator Output , 2018, Sensors.

[2]  R. W. Sanneman,et al.  Unlock Characteristics of the Optimum Type II Phase-Locked Loop , 1964, IEEE Transactions on Aerospace and Navigational Electronics.

[3]  Jürgen Tusch.  On Frequency Sweeping in Phase-Locked Loops , 1984, IEEE Trans. Commun..

[4]  U.P. Bernhard,et al.  Third-order delay-locked loop: mean time to lose lock and optimal parameters , 1995, IEEE Trans. Commun..

[5]  S. M. Shahruz.  A phase-locked loop , 2001 .

[6]  M. Al-Qutayri,et al.  Digital tanlock loop with extended locking range using variable time delay , 2004, The 2004 47th Midwest Symposium on Circuits and Systems, 2004. MWSCAS '04..

[7]  Nouri Masmoudi,et al.  A new model of an inverse sine phase detector to design ISPD PLL demodulator without using any filters , 2007 .

[8]  Jeremy Raoult,et al.  Effect of Low and High Power Continuous Wave Electromagnetic Interference on a Microwave Oscillator System: From VCO to PLL to QPSK Receiver , 2014, IEEE Transactions on Electromagnetic Compatibility.

[9]  J. R. Carson.  Notes on the Theory of Modulation , 1922 .

[10]  K. K. Abdul Majeed,et al.  Analysis and design of low power nonlinear PFD architectures for a fast locking PLL , 2016, 2016 IEEE Students’ Technology Symposium (TechSym).

[11]  Hao Li,et al.  Optimization analysis on the bandwidth algorithm for the phase-locked loop (PLL) in OTU , 2012 .

[12]  Věnceslav F. Kroupa,et al.  Phase Lock Loops and Frequency Synthesis: Kroupa/Phase Lock Loops , 2005 .

[13]  Romesh Nagarajah,et al.  Capacitive Sensing Technology , 2012 .

[14]  Robert B. Staszewski,et al.  Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[15]  Josep M. Guerrero,et al.  Comparative Performance Evaluation of Orthogonal-Signal-Generators-Based Single-Phase PLL Algorithms—A Survey , 2016, IEEE Transactions on Power Electronics.

[16]  Enrico Temporiti,et al.  A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.

[17]  G. Ascheid,et al.  Cycle Slips in Phase-Locked Loops: A Tutorial Survey , 1982, IEEE Trans. Commun..

[18]  Yunlu Li,et al.  A Novel Hybrid Filter-Based PLL to Eliminate Effect of Input Harmonics and DC Offset , 2018, IEEE Access.