论文信息 - A 0.5-3.5 Gb/s low-power low-jitter serial data CMOS transceiver

A 0.5-3.5 Gb/s low-power low-jitter serial data CMOS transceiver

Fiber Channel networks, gigabit Ethernet backbones, and IEEE 1394.b Firewire links require a high-speed point-to-point connection. This CMOS serial link transceiver dissipates 250 mW and has low jitter (8ps RMS, 44 ps P-P at 3.5 Gb/s), and wide frequency range (0.5-3.5 Gb/s). This transceiver is essential both for stand-alone and for standard-cell in a CMOS standard cell library.

R. Gu | J.M. Tran | Heng-Chih Lin | Ah-Lyan Yee | M. Izzard

[1] R. Mactaggart,et al. A 1.0625 Gbps transceiver with 2x-oversampling and transmit signal pre-emphasis , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[2] Deog-Kyoon Jeong,et al. A CMOS Serial Link for Fully Duplexed Data Communication(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[3] J.G. Maneatis,et al. Low-jitter and process independent DLL and PLL based on self biased techniques , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.