A Lightweight High-Performance Fault Detection Scheme for the Advanced Encryption Standard Using Composite Fields

The faults that accidently or maliciously occur in the hardware implementations of the Advanced Encryption Standard (AES) may cause erroneous encrypted/decrypted output. The use of appropriate fault detection schemes for the AES makes it robust to internal defects and fault attacks. In this paper, we present a lightweight concurrent fault detection scheme for the AES. In the proposed approach, the composite field S-box and inverse S-box are divided into blocks and the predicted parities of these blocks are obtained. Through exhaustive searches among all available composite fields, we have found the optimum solutions for the least overhead parity-based fault detection structures. Moreover, through our error injection simulations for one S-box (respectively inverse S-box), we show that the total error coverage of almost 100% for 16 S-boxes (respectively inverse S-boxes) can be achieved. Finally, it is shown that both the application-specific integrated circuit and field-programmable gate-array implementations of the fault detection structures using the obtained optimum composite fields, have better hardware and time complexities compared to their counterparts.

[1]  Shee-Yau Wu,et al.  On the S-Box Architectures with Concurrent Error Detection for the Advanced Encryption Standard , 2006, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[2]  Keshab K. Parhi,et al.  On the Optimum Constructions of Composite Field for the AES Algorithm , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[3]  Takeshi Sugawara,et al.  High-Performance Concurrent Error Detection Scheme for AES Hardware , 2008, CHES.

[4]  Arash Reyhani-Masoleh,et al.  Parity-Based Fault Detection Architecture of S-box for Advanced Encryption Standard , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[5]  Marcelo Lubaszewski,et al.  A fault-tolerant, DFA-resistant AES core , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[6]  Ramesh Karri,et al.  Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphers , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  David Canright,et al.  A Very Compact S-Box for AES , 2005, CHES.

[8]  Ramesh Karri,et al.  Fault-based side-channel cryptanalysis tolerant Rijndael symmetric block cipher architecture , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[9]  Akashi Satoh,et al.  A Compact Rijndael Hardware Architecture with S-Box Optimization , 2001, ASIACRYPT.

[10]  Elisabeth Oswald,et al.  An ASIC Implementation of the AES SBoxes , 2002, CT-RSA.

[11]  Ingrid Verbauwhede,et al.  A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-Box , 2005, CT-RSA.

[12]  Israel Koren,et al.  A parity code based fault detection for an implementation of the Advanced Encryption Standard , 2002, 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings..

[13]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Régis Leveugle,et al.  Double-Data-Rate Computation as a Countermeasure against Fault Analysis , 2008, IEEE Transactions on Computers.

[15]  Israel Koren,et al.  An Operation-Centered Approach to Fault Detection in Symmetric Cryptography Ciphers , 2007, IEEE Transactions on Computers.

[16]  Israel Koren,et al.  Incorporating error detection and online reconfiguration into a regular architecture for the advanced encryption standard , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[17]  Israel Koren,et al.  Error Analysis and Detection Procedures for a Hardware Implementation of the Advanced Encryption Standard , 2003, IEEE Trans. Computers.

[18]  Keshab K. Parhi,et al.  Architectures for cryptography accelerators , 2007 .

[19]  Bing-Fei Wu,et al.  Simple error detection methods for hardware implementation of Advanced Encryption Standard , 2006, IEEE Transactions on Computers.

[20]  Vincent Rijmen,et al.  AES implementation on a grain of sand , 2005 .

[21]  Mark G. Karpovsky,et al.  Differential Fault Analysis Attack Resistant Architectures for the Advanced Encryption Standard , 2004, CARDIS.

[22]  Arash Reyhani-Masoleh,et al.  A Lightweight Concurrent Fault Detection Scheme for the AES S-Boxes Using Normal Basis , 2008, CHES.