论文信息 - ON THE ACCELERATION OF TEST GENERATION ALGORlTHMS - 字舞流文

ON THE ACCELERATION OF TEST GENERATION ALGORlTHMS

H. Fujiwara | H. Fujiwara | T. Shimono | T. Shimono

[1] Ernst G. Ulrich,et al. Concurrent simulation of nearly identical digital networks , 1974, Computer.

[2] Ernst G. Ulrich,et al. Concurrent simulation of nearly identical digital networks , 1973, Computer.

[3] Prabhakar Goel,et al. An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic Circuits , 1981, IEEE Transactions on Computers.

[4] Prabhakar Goel,et al. PODEM-X: An Automatic Test Generation System for VLSI Logic Structures , 1981, 18th Design Automation Conference.

[5] J. Paul Roth,et al. Diagnosis of automata failures: a calculus and a method , 1966 .

[6] F. F. Sellers,et al. Analyzing Errors with the Boolean Difference , 1968, IEEE Transactions on Computers.

[7] Füsun Özgüner,et al. 9-V Algorithm for Test Pattern Generation of Combinational Digital Circuits , 1978, IEEE Transactions on Computers.

[8] L. H. Goldstein,et al. Controllability/observability analysis of digital circuits , 1978 .

[9] Toshihiro Arima,et al. Test generation systems in Japan , 1975, DAC '75.