On the scheduling of variable latency functional units
暂无分享,去创建一个
[1] Yves Robert,et al. Euro-Par'96 Parallel Processing , 1996, Lecture Notes in Computer Science.
[2] Jordi Cortadella,et al. Division with speculation of quotient digits , 1993, Proceedings of IEEE 11th Symposium on Computer Arithmetic.
[3] Mike Johnson,et al. Superscalar microprocessor design , 1991, Prentice Hall series in innovative technology.
[4] David A. Patterson,et al. Computer architecture (2nd ed.): a quantitative approach , 1996 .
[5] Miriam Leeser,et al. Division and square root: choosing the right implementation , 1997, IEEE Micro.
[6] Guido D. Salvucci,et al. Ieee standard for binary floating-point arithmetic , 1985 .
[7] Michael J. Flynn,et al. A Variable Latency Pipelined Floating-Point Adder , 1996, Euro-Par, Vol. II.
[8] G4 Is First PowerPC With AltiVec: 11/16/98 , 1998 .
[9] R. M. Tomasulo,et al. An efficient algorithm for exploiting multiple arithmetic units , 1995 .
[10] J. E. Thornton. Design of a Computer: The Control Data 6600 , 1970 .
[11] David A. Patterson,et al. Computer Architecture: A Quantitative Approach , 1969 .
[12] Andrew R. Pleszkun,et al. Implementing Precise Interrupts in Pipelined Processors , 1988, IEEE Trans. Computers.