An Integrated IQ Demodulator with Integrated Low-Power Multi-Gigabit BPSK / ASK Analog Signal Processor in 90nm CMOS

In this paper, two integrated low-power broadband 90 nm-CMOS analog solutions are demonstrated to demodulate the multi-gigabit BPSK/ASK signal up to 3 Gbps. In the coherent BPSK mode, a transmission speed over 2.5 Gbps is achievable with a carrier frequency range of 8.5-9.5 GHz for a total DC power consumption of 73 mW with more than 20 dB conversion gain. A minimum sensitivity of -35 dBm is demonstrated for this demodulator with 33 dB dynamic range. In the non-coherent ASK mode, a transmission speed over 3 Gbps is achieved for a carrier frequency range of 6-9 GHz at DC power consumption of 32 mW. A minimum sensitivity of -26 dBm is demonstrated for the demodulator with 21 dB dynamic range. This is the best trade-off in terms of data rate and power consumption of CMOS demodulators reported at around 10 GHz carrier frequencies.

[1]  Behzad Razavi Design of intergrated circuits for optical communications , 2002 .

[2]  Da-Chiang Chang,et al.  A Low Phase-Noise 9-GHz CMOS Quadrature-VCO using Novel Source-Follower Coupling Technique , 2007, 2007 IEEE/MTT-S International Microwave Symposium.

[3]  Yuanjin Zheng,et al.  A 0.18/spl mu/m CMOS Dual-Band UWB Transceiver , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.