论文信息 - A proposed SEU tolerant dynamic random access memory (DRAM) cell

A proposed SEU tolerant dynamic random access memory (DRAM) cell

A novel DRAM cell technology consisting of an n-channel access transistor and a bootstrapped storage capacitor with an integrated breakdown diode is proposed. This design offers considerable resistance to single event cell errors. The informational charge packet is shielded from the single event by placing the vulnerable node in a self-compensating state while the cell is in standby mode. The proposed cell is comparable in size to a conventional DRAM cell, and computer simulations show an improvement in critical charge of two orders of magnitude over conventional 1-T DRAM cells. >

[1] Thomas J. Watson. A New Failure Mode of Radiation-Induced Soft Errors in Dynamic Memories , 1988 .

[2] Lloyd W. Massengill,et al. Single event mirroring and DRAM sense amplifier designs for improved single-event-upset performance , 1994 .

[3] K. Numata,et al. A 17-ns 4-Mb CMOS DRAM , 1991 .

[4] N.C.C. Lu,et al. Advanced cell structures for dynamic RAMs , 1989, IEEE Circuits and Devices Magazine.

[5] R. J. McPartland. Circuit simulations of alpha-particle-induced soft errors in MOS dynamic RAMs , 1981 .

[6] T. May,et al. Alpha-particle-induced soft errors in dynamic memories , 1979, IEEE Transactions on Electron Devices.

[7] K. Fujishima,et al. Cell-Plate Line Connecting Complementary Bitline (c/sup 3/) Architecture For Battery Operating DRAMs , 1991, 1991 Symposium on VLSI Circuits.