Inherent Charge-Sharing-Free Dynamic Logic Gates Employing Transistors With Multiple Independent Inputs

Charge sharing poses a fundamental problem in the design of dynamic logic gates, which is nearly as old as digital circuit design itself. Although, many solutions are known, up to now most of them add additional complexity to a given circuit and require careful optimization of device sizes. Here we propose a simple CMOS-technology compatible transistor level solution to the charge sharing problem, employing a new class of field effect transistors with multiple independent gates (MIGFETs). Based on mixed-mode simulations in a coordinated device-circuit co-design framework, we show that their underlying device physics provides an inherent suppression of the charge sharing effect. Circuit layouts and design examples are discussed, which elucidate the fundamental differences in circuit topology to classical CMOS designs. For example it is shown that dynamic gates from MIGFET scale much better with stack height of long serial networks, leading to an increased circuit performance, while also providing higher signal stability.

[1]  Akash Kumar,et al.  Designing Efficient Circuits Based on Runtime-Reconfigurable Field-Effect Transistors , 2019, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Marcus Völp,et al.  Reconfigurable nanowire transistors with multiple independent gates for efficient and programmable combinational circuits , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Stefan Slesazeck,et al.  Reconfigurable silicon nanowire transistors. , 2012, Nano letters.

[4]  Giovanni De Micheli,et al.  Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETs , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Thomas Mikolajick,et al.  Eliminating Charge Sharing in Clocked Logic Gates on the Device Level Employing Transistors with Multiple Independent Inputs , 2019, ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC).

[6]  Wolfgang Fichtner,et al.  Low-power logic styles: CMOS versus pass-transistor logic , 1997, IEEE J. Solid State Circuits.

[7]  Thomas Mikolajick,et al.  Top-Down Technology for Reconfigurable Nanowire FETs With Symmetric On-Currents , 2017, IEEE Transactions on Nanotechnology.

[8]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[9]  Stefan Slesazeck,et al.  Material Prospects of Reconfigurable Transistor (RFETs) – From Silicon to Germanium Nanowires , 2014 .

[10]  I. Sutherland,et al.  Logical Effort: Designing Fast CMOS Circuits , 1999 .

[11]  Vojin G. Oklobdzija,et al.  Design-performance trade-offs in CMOS-domino logic , 1986 .

[12]  Akash Kumar,et al.  Exploiting transistor-level reconfiguration to optimize combinational circuits , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[13]  J. Knoch,et al.  Schottky barrier height modulation using dopant segregation in Schottky-barrier SOI-MOSFETs , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..

[14]  Joel Grodstein,et al.  Symbolic failure analysis of complex CMOS circuits due to excessive leakage current and charge sharing , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Thomas Mikolajick,et al.  Dually active silicon nanowire transistors and circuits with equal electron and hole transport. , 2013, Nano letters.

[16]  Eby G. Friedman,et al.  Domino logic with variable threshold voltage keeper , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[17]  G. De Micheli,et al.  Polarity-Controllable Silicon Nanowire Transistors With Dual Threshold Voltages , 2014, IEEE Transactions on Electron Devices.

[18]  Joerg Appenzeller,et al.  WSe2 field effect transistors with enhanced ambipolar characteristics , 2013 .

[19]  Larry Welch,et al.  Issues in the design of domino logic circuits , 1998, Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222).

[20]  Walter M. Weber,et al.  Electrical characterization and size effect of highly arsenic-doped silicon nanowires , 2019, 2019 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS).

[21]  Udo Schwalke,et al.  Electrostatically Doped Planar Field-Effect Transistor for High Temperature Applications , 2015 .

[22]  Amritesh Rai,et al.  Reconfigurable Complementary Monolayer MoTe2 Field-Effect Transistors for Integrated Circuits. , 2017, ACS nano.

[23]  Thomas Mikolajick,et al.  Enabling Energy Efficiency and Polarity Control in Germanium Nanowire Transistors by Individually Gated Nanojunctions. , 2017, ACS nano.

[24]  Stefan Slesazeck,et al.  Functionality-Enhanced Logic Gate Design Enabled by Symmetrical Reconfigurable Silicon Nanowire Transistors , 2015, IEEE Transactions on Nanotechnology.

[25]  Yusuf Leblebici,et al.  Configurable Logic Gates Using Polarity-Controlled Silicon Nanowire Gate-All-Around FETs , 2014, IEEE Electron Device Letters.

[26]  T. Mikolajick,et al.  A wired-AND transistor: Polarity controllable FET with multiple inputs , 2018, 2018 76th Device Research Conference (DRC).

[27]  Luciano Lavagno,et al.  EDA for IC Implementation, Circuit Design, and Process Technology , 2006 .

[28]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .