A 288K CMOS EPROM with redundancy

A 150 ns 288K CMOS EPROM with a nine-block cell array and a standby current of less than 1 /spl mu/A has been developed. This device can be used as an 8 or 9-bit EPROM. The ninth block can be used as a redundant block by electrically programmable polysilicon fuses. A redundant row decoder is also included. Improvements in the lithography and process technologies have reduced the cell size to 9 /spl times/ 6 /spl mu/m and the chip size to 7.44 /spl times/ 4.65 mm.

[1]  A. Folmsbee,et al.  A 128K EPROM with redundancy , 1982, 1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Mitsuo Higuchi,et al.  A 150ns CMOS 64K EPROM using N-well technology , 1982 .

[3]  W. N. Grant,et al.  Elimination of latch up in bulk CMOS , 1980, 1980 International Electron Devices Meeting.

[4]  S. Ogura,et al.  Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor , 1980 .

[5]  P. Keshtbod,et al.  A sub 100ns static 64k CMOS EPROM with on-chip test functions , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[6]  M. T. Bohr,et al.  HMOS-CMOS-a low-power high-performance technology , 1981 .

[7]  J. Barnes,et al.  Operation and characterization of N-channel EPROM cells , 1978, 1976 International Electron Devices Meeting.

[8]  M. Van Buskirk,et al.  A 200ns 256k HMOSII EPROM , 1983, 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.