Implications of Proximity Effects for Analog Design

This paper addresses two significant proximity effects, well proximity and STI stress, as they relate to analog circuit design. Device performance is impacted by layout features located near, but not part of the device. This adds new complexities to analog design. In either case, bias points can shift by 20-30%, causing potentially catastrophic failures in circuits. We show, for the first time, that a MOSFET placed close to a well-edge creates a graded channel

[1]  C. Sandstrom,et al.  CMOS Vt-control improvement through implant lateral scatter elimination , 2005, ISSM 2005, IEEE International Symposium on Semiconductor Manufacturing, 2005..

[2]  J. Johnson,et al.  Lateral ion implant straggle and mask proximity effect , 2003 .

[3]  V. References , 1936 .

[4]  Y. Sonobe,et al.  Impact of reducing STI-induced stress on layout dependence of MOSFET characteristics , 2004, IEEE Transactions on Electron Devices.

[5]  S. Wolf,et al.  Silicon Processing for the VLSI Era , 1986 .

[6]  F. Nouri,et al.  NMOS drive current reduction caused by transistor layout and trench isolation induced stress , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[7]  J. Slinkman,et al.  The dependence of channel length on channel width in narrow-channel CMOS devices for 0.35-0.13 μm technologies , 2000, IEEE Electron Device Letters.

[8]  G. Bouche,et al.  Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance , 2002, Digest. International Electron Devices Meeting,.

[9]  Xuemei Xi,et al.  A scaleable model for STI mechanical stress effect on layout dependence of MOS electrical characteristics , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[10]  P.S. Reddy,et al.  Evaluation of the impact of layout on device and analog circuit performance with lateral asymmetric channel MOSFETs , 2005, IEEE Transactions on Electron Devices.

[11]  Xiaowei Tian,et al.  Proximity effects and VLSI design , 2005, 2005 International Conference on Integrated Circuit Design and Technology, 2005. ICICDT 2005..

[12]  S. Liu,et al.  Modeling well edge proximity effect on highly-scaled MOSFETs , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..