A Low-Power mmWave CML Prescaler in 65nm SOI CMOS Technology

A 5-stage CML prescaler operating up to 84 GHz is presented. The prescaler requirements, design considerations, simulations, and performance measurements are presented. The first divide-by-2 stage consumes 17.7mW at 1.8V, or 26.40 power-delay product per gate. The prescaler's phase noise gain degeneration at the sensitivity curve boundary is reported for the first time.

[1]  J.F. Jensen,et al.  A low power (45mW/latch) static 150GHz CML divider , 2004, IEEE Compound Semiconductor Integrated Circuit Symposium, 2004..

[2]  B. Razavi,et al.  Heterodyne Phase Locking: A Technique for High-Speed Frequency Division , 2007, IEEE Journal of Solid-State Circuits.

[3]  Choongyeun Cho,et al.  A 1.2V 15.6mW 81GHz 2:1 Static CML Frequency Divider with a Band-Pass Load in a 90nm SOI CMOS Technology , 2007, 2007 IEEE Compound Semiconductor Integrated Circuits Symposium.

[4]  Osamu Takahashi,et al.  Migration of Cell Broadband Engine from 65nm SOI to 45nm SOI , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  Sani R. Nassif,et al.  The Impact of Random Device Variation on SRAM Cell Stability in Sub-90-nm CMOS Technologies , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Choongyeun Cho,et al.  A 94GHz Locking Hysteresis-Assisted and Tunable CML Static Divider in 65nm SOI CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[7]  Choongyeun Cho,et al.  Symmetric Vertical Parallel Plate Capacitors for On-Chip RF Circuits in 65-nm SOI Technology , 2007, IEEE Electron Device Letters.

[8]  Sorin P. Voinigescu,et al.  Towards a sub-2.5V, 100-Gb/s Serial Transceiver , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[9]  Choongyeun Cho,et al.  Scalable statistical measurement and estimation of a mmWave CML static divider sensitivity in 65nm SOI CMOS , 2008, 2008 IEEE Radio Frequency Integrated Circuits Symposium.

[10]  Behzad Razavi.  Heterodyne Phase Locking: A Technique for High-Frequency Division , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[11]  B. Jagannathan,et al.  SOI CMOS Technology with 360GHz fT NFET, 260GHz fT PFET, and Record Circuit Performance for Millimeter-Wave Digital and Analog System-on-Chip Applications , 2007, 2007 IEEE Symposium on VLSI Technology.

[12]  Ali Hajimiri,et al.  A general theory of phase noise in electrical oscillators , 1998 .

[13]  Y. K. Boegeman,et al.  A low-power 72.8-GHz static frequency divider in AlInAs/InGaAs HBT technology , 2001 .

[14]  Jean-Olivier Plouchart,et al.  Wideband mmWave CML static divider in 65nm SOI CMOS technology , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[15]  B. Jagannathan,et al.  Record RF performance of 45-nm SOI CMOS Technology , 2007, 2007 IEEE International Electron Devices Meeting.