A novel conduction-convection based cooling solution for 3D stacked electronics

The present investigation focuses on the design and thermal parametric study of a unique liquid interface thermal management solution for a 3D chip stack that is embedded within a cavity, in a radial heat sink cooled by an array of synthetic jet actuators. The heat sink module was previously reported by the authors, who achieved an overall heat transfer coefficient of ~70 W/m2.K. The radial heat sink exploits enhanced, small-scale heat transfer that is affected by a central array of synthetic jet actuators. This approach is very effective due to the short radial thermal path of the cooling air along the fins which couples rapid, time-periodic entrainment and ejection of cool and heated air, respectively to increase the local heat transfer coefficient on the air-side. The key focus of this paper is the numerical simulation of the dielectric liquid interface used to efficiently transmit the heat from the high power 3D stacked electronics to the heat sink base. The coupled natural convection in the fluid and conduction in solid spreaders sandwiched between the tiers of the stack form a novel efficient, passive and scalable thermal management solution.

[1]  Yogendra Joshi,et al.  Natural Convection Heat Transfer From an Array of Rectangular Protrusions in an Enclosure Filled With Dielectric Liquid , 1994 .

[2]  Guang-Fa Tang,et al.  Interaction between discrete heat sources in horizontal natural convection enclosures , 2002 .

[3]  D. Gerty,et al.  Development of a prototype thermal management solution for 3-D stacked chip electronics by interleaved solid spreaders and synthetic jets , 2007, 2007 13th International Workshop on Thermal Investigation of ICs and Systems (THERMINIC).

[4]  T. J. Heindel,et al.  96/03382 - Conjugate natural convection from an array of discrete heat sources: Part 1 — Two- and three-dimensional model validation , 1996 .

[5]  G. Metze,et al.  Coupled Simulation of Device Performance and Heating of Vertically Stacked Three-Dimensional Integrated Circuits , 2005, 2005 International Conference On Simulation of Semiconductor Processes and Devices.

[6]  N. Djilali,et al.  Natural Convection in an Enclosure with Distributed Heat Sources , 2006 .

[7]  J. Meindl,et al.  A 3D-IC Technology with Integrated Microchannel Cooling , 2008, 2008 International Interconnect Technology Conference.

[8]  Theodore J. Heindel,et al.  Conjugate natural convection from an array of discrete heat sources: Part 2 — A numerical parametric study , 1995 .

[9]  Kaustav Banerjee,et al.  Full chip thermal analysis of planar (2-D) and vertically integrated (3-D) high performance ICs , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[10]  Sungjun Im,et al.  Integrated Microchannel Cooling for Three-Dimensional Electronic Circuit Architectures , 2005 .

[11]  Sachin S. Sapatnekar,et al.  Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach , 2003, ICCAD.

[12]  Y. Joshi,et al.  Parametric thermal modeling of 3D stacked chip electronics with interleaved solid heat spreaders , 2006, Thermal and Thermomechanical Proceedings 10th Intersociety Conference on Phenomena in Electronics Systems, 2006. ITHERM 2006..

[13]  Y. Joshi,et al.  Liquid Immersion Cooling of a Substrate-Mounted Protrusion in a Three-Dimensional Enclosure: The Effects of Geometry and Boundary Conditions , 1994 .

[14]  M. K. Iyer,et al.  Thermal characterization of vias using compact models , 2000, Proceedings of 3rd Electronics Packaging Technology Conference (EPTC 2000) (Cat. No.00EX456).

[15]  Y. Jaluria,et al.  An Introduction to Heat Transfer , 1950 .

[16]  G. Metze,et al.  Self-consistent modeling of heating and MOSFET performance in 3-D integrated circuits , 2005, IEEE Transactions on Electron Devices.

[17]  C. P. Tso,et al.  3-D numerical analysis of natural convective liquid cooling of a 3×3 heater array in rectangular enclosures , 1999 .

[18]  A. Bar-Cohen,et al.  POOL AND FLOW BOILING IN NARROW GAPS - APPLICATION TO 3D CHIP STACKS , 2008 .

[19]  H. Reichl,et al.  Forced convective interlayer cooling in vertically integrated packages , 2008, 2008 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems.

[20]  M. Kleiner,et al.  Thermal analysis of vertically integrated circuits , 1995, Proceedings of International Electron Devices Meeting.

[21]  Weiwei Yang,et al.  Three-Dimensional Numerical Study of Natural Convective Heat Transfer of Liquid in a Cubic Enclosure , 2005 .