Decomposition Approaches for Power Reduction

The article discusses a synthesis strategy aimed at reducing power consumption consumed by logic structures implemented in FPGAs. The essence of the method is to carry out multioutput function decomposition, which takes into account the problem of dynamic power reduction. The article presents several techniques leading to such a reduction: preliminary ordering of variables taking into account the probabilities of occurrence of the value 1 for individual variables, reduction of the number of LUTs by limiting the number of bound functions, and in particular bicoding or appropriate unicoding taking into account the need to reduce power for the implementation of multioutput functions. These techniques have been combined into a coherent synthesis strategy called PowerdekBDD, which is an extension of the DekBDD strategy, which is the result of many years of work in the area of logic synthesis using BDD graphs. The article contains the results of experiments confirming the effectiveness of the presented strategy.

[1]  Xueqian Fu,et al.  Key Technologies and Applications of Agricultural Energy Internet for Agricultural Planting and Fisheries industry , 2022, Information Processing in Agriculture.

[2]  Dariusz Kania,et al.  Logic Synthesis Strategy Oriented to Low Power Optimization , 2021, Applied Sciences.

[3]  Galia Marinova,et al.  Review on Low-Power Consumption Techniques for FPGA-based designs in IoT technology , 2021, 2021 16th International Conference on Telecommunications (ConTEL).

[4]  Dariusz Kania,et al.  Technology Mapping for LUT-Based FPGA , 2021, Lecture Notes in Electrical Engineering.

[5]  Qinglai Guo,et al.  Statistical Machine Learning Model for Stochastic Optimal Planning of Distribution Networks Considering a Dynamic Correlation and Dimension Reduction , 2020, IEEE Transactions on Smart Grid.

[6]  Osman Elgawi,et al.  Low Power Deep-Learning Architecture for Mobile IoT Intelligence , 2020, 2020 IEEE International Conference on Informatics, IoT, and Enabling Technologies (ICIoT).

[7]  D. Kania,et al.  Technology mapping oriented to adaptive logic modules , 2023, Bulletin of the Polish Academy of Sciences Technical Sciences.

[8]  Alexander Barkalov,et al.  Improving Characteristics of LUT-Based Moore FSMs , 2020, IEEE Access.

[9]  W. Hager,et al.  and s , 2019, Shallow Water Hydraulics.

[10]  Dariusz Kania,et al.  Methods of Improving Time Efficiency of Decomposition Dedicated at FPGA Structures and Using BDD in the Process of Cyber-Physical Synthesis , 2019, IEEE Access.

[11]  Adam Opara,et al.  Strategy of logic synthesis using MTBDD dedicated to FPGA , 2018, Integr..

[12]  Dariusz Kania,et al.  Low Power Synthesis of Finite State Machines - State Assignment Decomposition Algorithm , 2018, J. Circuits Syst. Comput..

[13]  Marcin Kubica,et al.  Logic synthesis of low power FSM for LUT-based FPGA , 2018 .

[14]  Adam Opara,et al.  Logic synthesis for FPGAs based on cutting of BDD , 2017, Microprocess. Microsystems.

[15]  Marcin Kubica,et al.  Decomposition of multi-output functions oriented to configurability of logic blocks , 2017 .

[16]  Dariusz Kania,et al.  Area–Oriented Technology Mapping for LUT–Based Logic Blocks , 2017, Int. J. Appl. Math. Comput. Sci..

[17]  Marcin Kubica,et al.  SMTBDD: New Form of BDD for Logic Synthesis , 2016 .

[18]  D. Kania,et al.  Asynchroniczna wymiana danych w układzie GALS ukierunkowana na minimalizację poboru mocy , 2014 .

[19]  Rashmi Mehrotra,et al.  Systematic delay-driven power optimisation and power-driven delay optimisation of combinational circuits , 2013 .

[20]  E. Pop.  Energy dissipation and transport in nanoscale devices , 2010, 1003.4058.

[21]  Teresa Riesgo Alcaide,et al.  A BDD proposal for Probabilistic Switching Activity Estimation , 2009 .

[22]  R. Brayton,et al.  A Power Optimization Toolbox for Logic Synthesis and Mapping , 2009 .

[23]  N.I. Rafla,et al.  Reducing power consumption in FPGAs by pipelining , 2008, 2008 51st Midwest Symposium on Circuits and Systems.

[24]  Padmanabhan Balasubramanian,et al.  Power and Delay Optimized Graph Representation for Combinational Logic Circuits , 2007 .

[25]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .

[26]  Martin D. F. Wong,et al.  DDBDD: Delay-Driven BDD Synthesis for FPGAs , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[27]  Bashir M. Al-Hashimi,et al.  Architecture Level Power-Performance Tradeoffs for Pipelined Designs , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[28]  Yici Cai,et al.  Activity-Aware Registers Placement for Low Power Gated Clock Tree Construction , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).

[29]  Lech Józwiak,et al.  Effective and efficient FPGA synthesis through general functional decomposition , 2003, J. Syst. Archit..

[30]  Ankur Srivastava,et al.  On gate level power optimization using dual-supply voltages , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[31]  R. Drechsler,et al.  Low power optimization technique for BDD mapped circuits , 2001, Proceedings of the ASP-DAC 2001. Asia and South Pacific Design Automation Conference 2001 (Cat. No.01EX455).

[32]  Christoph Scholl,et al.  Functional Decomposition With Application to FPGA Syn-thesis , 2001 .

[33]  C. Silvano,et al.  Low-power state assignment techniques for finite state machines , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[34]  Jihong Kim,et al.  Low-power data representation , 2000 .

[35]  Margaret Martonosi,et al.  Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).

[36]  D. Kania,et al.  Heurystyczna metoda dekompozycji zespołu funkcji Boole'owskich wykorzystująca dekompozycje złożone, przeznaczona dla układów FPGA typu tablicowego , 2000 .

[37]  Luca Benini,et al.  System-level power optimization: techniques and tools , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[38]  Saburo Muroga,et al.  Binary Decision Diagrams , 2000, The VLSI Handbook.

[39]  Chaitali Chakrabarti,et al.  A low power scheduling scheme with resources operating at multiple voltages , 1998, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[40]  Sujit Dey,et al.  High-Level Power Analysis and Optimization , 1997 .

[41]  Mariusz Rawski,et al.  Non-disjoint decomposition of Boolean functions and its application in FPGA-oriented technology mapping , 1997, EUROMICRO 97. Proceedings of the 23rd EUROMICRO Conference: New Frontiers of Information Technology (Cat. No.97TB100167).

[42]  Russell Tessier,et al.  BDD-based logic synthesis for LUT-based FPGAs , 2002, TODE.

[43]  S. Minato.  Binary Decision Diagrams and Applications for VLSI CAD , 1995 .

[44]  Anthony S. Wojcik,et al.  Decomposition Of Digital Switching Functions , 1987, Photonics West - Lasers and Applications in Science and Engineering.

[45]  William Keister,et al.  The design of switching circuits , 1951 .