A 9.5-dB 50-GHz Matrix Distributed Amplifier in 0.18-/spl mu/m CMOS

Implemented in a 0.18-mum CMOS process, a 2times4 matrix amplifier is presented in this paper. Due to the use of the second-tier gain cells in the distributed amplifier architecture, the proposed circuit exhibits a remarkable nominal gain of 9.5 dB with a 3-dB bandwidth of 50 GHz while maintaining input and output return losses better than 10 dB over the entire frequency band. A gain-bandwidth product of 150 GHz is demonstrated in this work

[1]  Kuo-Liang Deng,et al.  A 0.6-22-GHz broadband CMOS distributed amplifier , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[2]  K. B. Niclas,et al.  A 2-18 GHz low-noise/high-gain amplifier module , 1989 .

[3]  M. Rodwell,et al.  40Gb/s CMOS distributed amplifier for fiber-optic communication systems , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[4]  N.G. Tarr,et al.  A 27 GHz fully integrated CMOS distributed amplifier using coplanar waveguides , 2004, 2004 IEE Radio Frequency Integrated Circuits (RFIC) Systems. Digest of Papers.

[5]  To-Po Wang,et al.  An 80GHz travelling-wave amplifier in a 90nm CMOS technology , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  Liang-Hung Lu,et al.  A 45.6-GHz matrix distributed amplifier in 0.18-nm CMOS , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..