Spread spectrum clock generator

In this paper, we present a spread spectrum clock generator which has advantages of 1) Low cost: the loop filter or' the SSCG is only 1/10 that of conventional approach. 2) Low jitter: the jitter induced by spectrum spread is only 1/2 that of recent publications. 3) Low power: Current consumption is 1/3 that of multiple phases PLL approach while keeping the smallest area. Moreover, the technique is digital implementation so it can be shrunk with voltage and process technology. The measurement shows that EMI reduction is 12.6 dB and 8.2 dB at 1% and 0.5% down spread with 1.5 GHz clock output.

[1]  J.-Y. Michel,et al.  A frequency modulated PLL for EMI reduction in embedded application , 1999, Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No.99TH8454).

[2]  Keith Bryan Hardin,et al.  Spread spectrum clock generation for the reduction of radiated emissions , 1994, Proceedings of IEEE Symposium on Electromagnetic Compatibility.

[3]  M. Kokubo,et al.  Spread-spectrum clock generator for serial ATA using fractional PLL controlled by /spl Delta//spl Sigma/ modulator with level shifter , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[4]  Deog-Kyoon Jeong,et al.  Clock dithering for electromagnetic compliance using spread spectrum phase modulation , 1999 .

[5]  D. Jeong,et al.  A low-jitter 5000ppm spread spectrum clock generator for multi-channel SATA transceiver in 0.18/spl mu/m CMOS , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[6]  D. Jeong,et al.  A spread spectrum clock generation PLL with dual-tone modulation profile , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[7]  Jyh-Shin Pan,et al.  Fully Integrated CMOS SoC for 56/18/16 CD/DVD-dual/RAM Applications with On-Chip 4-LVDS Channel WSG and 1.5Gb/s SATA PHY , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[8]  M. Fukaishi,et al.  1.5 Gbps, 5150 ppm spread spectrum SerDes PHY with a 0.3 mW, 1.5 Gbps level detector for serial ATA , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[9]  Simon Damphousse,et al.  All Digital Spread Spectrum Clock Generator for EMI Reduction , 2006, IEEE Journal of Solid-State Circuits.

[10]  Takashi Ishibashi,et al.  3 Gbps, 5000 ppm spread spectrum SerDes PHY with frequency tracking phase interpolator for serial ATA , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[11]  Shen-Iuan Liu,et al.  A spread-spectrum clock generator with triangular modulation , 2003 .

[12]  Kokubo Masaru,et al.  Spread-Spectrum Clock Generator for Serial ATA using Fractional PLL controlled by Delta-Sigma Modulator with Level Shifter , 2005 .

[13]  Jonghoon J. Kim,et al.  Spread spectrum clock Generator with delay cell array to reduce electromagnetic interference , 2005 .

[14]  F. Gardner,et al.  Charge-Pump Phase-Lock Loops , 1980, IEEE Trans. Commun..